[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-devel] [PATCH] correcting ARM CPSR register bit position comment
From: |
nemesisofstate |
Subject: |
[Qemu-devel] [PATCH] correcting ARM CPSR register bit position comment |
Date: |
Mon, 14 Dec 2009 12:09:13 +0100 |
From: nemesis <address@hidden(none)>
---
target-arm/cpu.h | 2 +-
1 files changed, 1 insertions(+), 1 deletions(-)
diff --git a/target-arm/cpu.h b/target-arm/cpu.h
index 4a1c53f..910604f 100644
--- a/target-arm/cpu.h
+++ b/target-arm/cpu.h
@@ -90,7 +90,7 @@ typedef struct CPUARMState {
/* cpsr flag cache for faster execution */
uint32_t CF; /* 0 or 1 */
- uint32_t VF; /* V is the bit 31. All other bits are undefined */
+ uint32_t VF; /* V is the bit 28. */
uint32_t NF; /* N is bit 31. All other bits are undefined. */
uint32_t ZF; /* Z set if zero. */
uint32_t QF; /* 0 or 1 */
--
1.6.3.3
- [Qemu-devel] [PATCH] correcting ARM CPSR register bit position comment,
nemesisofstate <=