[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 10dcb0: target/loongarch: Remove cpu_fcsr0
From: |
Richard Henderson |
Subject: |
[Qemu-commits] [qemu/qemu] 10dcb0: target/loongarch: Remove cpu_fcsr0 |
Date: |
Mon, 08 Aug 2022 19:52:04 -0700 |
Branch: refs/heads/staging
Home: https://github.com/qemu/qemu
Commit: 10dcb08b03863221faa41f4f1aa835cdca441b96
https://github.com/qemu/qemu/commit/10dcb08b03863221faa41f4f1aa835cdca441b96
Author: Richard Henderson <richard.henderson@linaro.org>
Date: 2022-08-08 (Mon, 08 Aug 2022)
Changed paths:
M target/loongarch/fpu_helper.c
M target/loongarch/helper.h
M target/loongarch/insn_trans/trans_fmov.c.inc
M target/loongarch/translate.c
M tests/tcg/loongarch64/Makefile.target
A tests/tcg/loongarch64/test_fcsr.c
Log Message:
-----------
target/loongarch: Remove cpu_fcsr0
All of the fpu operations are defined with TCG_CALL_NO_WG, but they
all modify FCSR0. The most efficient way to fix this is to remove
cpu_fcsr0, and instead use explicit load and store operations for the
two instructions that manipulate that value.
Acked-by: Qi Hu <huqi@loongson.cn>
Reviewed-by: Song Gao <gaosong@loongson.cn>
Reported-by: Feiyang Chen <chenfeiyang@loongson.cn>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Commit: ca5f3d4df1b47d7f66a109cdb504e83dfd7ec433
https://github.com/qemu/qemu/commit/ca5f3d4df1b47d7f66a109cdb504e83dfd7ec433
Author: Richard Henderson <richard.henderson@linaro.org>
Date: 2022-08-08 (Mon, 08 Aug 2022)
Changed paths:
M target/loongarch/fpu_helper.c
M target/loongarch/helper.h
M target/loongarch/insn_trans/trans_fmov.c.inc
M target/loongarch/translate.c
M tests/tcg/loongarch64/Makefile.target
A tests/tcg/loongarch64/test_fcsr.c
Log Message:
-----------
Merge tag 'pull-la-20220808' of https://gitlab.com/rth7680/qemu into staging
loongarch: fix emulation of fcsr register
# -----BEGIN PGP SIGNATURE-----
#
# iQFRBAABCgA7FiEEekgeeIaLTbaoWgXAZN846K9+IV8FAmLxy0UdHHJpY2hhcmQu
# aGVuZGVyc29uQGxpbmFyby5vcmcACgkQZN846K9+IV91ZggAjgUGqrFRZFR72C5m
# cNkgB6f5rzc6hgnqwstsQpvKOXKu8WH9+6xJHoQKau1NY2KNdLnt1itpThL3K2+c
# nh0E/w/DrTiaq4NsbWu3SrkTSGW+zcdhljQff6gyyLZyLQAY34Ej2hBhKfva3sRZ
# Y/Lm8euq6d559LWvN/Nyo11RBPdSq+KPtfGcGdOynY+OBFsDmXDTjdjGDFHQESh2
# +WnXcjlXq46vLOuZ6LLiNIHRbvFdfjcr5pqKKlESedA+wikgxP+ZeoIx+7HxlZe3
# CpYTzbmhoz5n3seRRAl5CouxGsEfL7plUn3BS+InabthE+qE6xvgvS9vcd1YMkg1
# eoKefQ==
# =Sk/5
# -----END PGP SIGNATURE-----
# gpg: Signature made Mon 08 Aug 2022 07:49:41 PM PDT
# gpg: using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg: issuer "richard.henderson@linaro.org"
# gpg: Good signature from "Richard Henderson <richard.henderson@linaro.org>"
[ultimate]
* tag 'pull-la-20220808' of https://gitlab.com/rth7680/qemu:
target/loongarch: Remove cpu_fcsr0
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Compare: https://github.com/qemu/qemu/compare/7b06148df8a2...ca5f3d4df1b4
- [Qemu-commits] [qemu/qemu] 10dcb0: target/loongarch: Remove cpu_fcsr0,
Richard Henderson <=