qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] 7ab7e9: tcg/riscv: Fix RISC-VH host build fai


From: Peter Maydell
Subject: [Qemu-commits] [qemu/qemu] 7ab7e9: tcg/riscv: Fix RISC-VH host build failure
Date: Tue, 09 Jul 2019 04:46:17 -0700

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: 7ab7e9c7c791d89edda799ef1295836918efb585
      
https://github.com/qemu/qemu/commit/7ab7e9c7c791d89edda799ef1295836918efb585
  Author: Alistair Francis <address@hidden>
  Date:   2019-07-09 (Tue, 09 Jul 2019)

  Changed paths:
    M tcg/riscv/tcg-target.inc.c

  Log Message:
  -----------
  tcg/riscv: Fix RISC-VH host build failure

Commit 269bd5d8 "cpu: Move the softmmu tlb to CPUNegativeOffsetState'
broke the RISC-V host build as there are two variables that are used but
not defined.

This patch renames the undefined variables mask_off and table_off to the
existing (but unused) mask_ofs and table_ofs variables.

Signed-off-by: Alistair Francis <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>


  Commit: 11978f6f58f1d3d66429f7ff897524f693d823ce
      
https://github.com/qemu/qemu/commit/11978f6f58f1d3d66429f7ff897524f693d823ce
  Author: Richard Henderson <address@hidden>
  Date:   2019-07-09 (Tue, 09 Jul 2019)

  Changed paths:
    M tcg/tcg-op-vec.c

  Log Message:
  -----------
  tcg: Fix expansion of INDEX_op_not_vec

This operation can always be emitted, even if we need to
fall back to xor.  Adjust the assertions to match.

Signed-off-by: Richard Henderson <address@hidden>


  Commit: a538626aff7c8934ec47bc6ed41cac5bd1b7723c
      
https://github.com/qemu/qemu/commit/a538626aff7c8934ec47bc6ed41cac5bd1b7723c
  Author: Peter Maydell <address@hidden>
  Date:   2019-07-09 (Tue, 09 Jul 2019)

  Changed paths:
    M tcg/riscv/tcg-target.inc.c
    M tcg/tcg-op-vec.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20190709' into staging

Minor gvec fix for as-yet uncommitted altivec host.
Build fix for riscv host.

# gpg: Signature made Tue 09 Jul 2019 07:27:34 BST
# gpg:                using RSA key 7A481E78868B4DB6A85A05C064DF38E8AF7E215F
# gpg:                issuer "address@hidden"
# gpg: Good signature from "Richard Henderson <address@hidden>" [full]
# Primary key fingerprint: 7A48 1E78 868B 4DB6 A85A  05C0 64DF 38E8 AF7E 215F

* remotes/rth/tags/pull-tcg-20190709:
  tcg: Fix expansion of INDEX_op_not_vec
  tcg/riscv: Fix RISC-VH host build failure

Signed-off-by: Peter Maydell <address@hidden>


Compare: https://github.com/qemu/qemu/compare/f34edbc760b0...a538626aff7c



reply via email to

[Prev in Thread] Current Thread [Next in Thread]