qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] 632fb2: hw/riscv/virt: Free the test device t


From: GitHub
Subject: [Qemu-commits] [qemu/qemu] 632fb2: hw/riscv/virt: Free the test device tree node name
Date: Mon, 19 Nov 2018 02:23:10 -0800

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: 632fb2792b558219146eb48b3a8ee5b53026b3e5
      
https://github.com/qemu/qemu/commit/632fb2792b558219146eb48b3a8ee5b53026b3e5
  Author: Alistair Francis <address@hidden>
  Date:   2018-11-13 (Tue, 13 Nov 2018)

  Changed paths:
    M hw/riscv/virt.c

  Log Message:
  -----------
  hw/riscv/virt: Free the test device tree node name

Signed-off-by: Alistair Francis <address@hidden>
Signed-off-by: Palmer Dabbelt <address@hidden>


  Commit: 40cf6a54c92c475cb2f575561fe67044904c16b7
      
https://github.com/qemu/qemu/commit/40cf6a54c92c475cb2f575561fe67044904c16b7
  Author: Bastian Koppelmann <address@hidden>
  Date:   2018-11-13 (Tue, 13 Nov 2018)

  Changed paths:
    M target/riscv/translate.c

  Log Message:
  -----------
  target/riscv: Fix FCLASS_D being treated as RV64 only

Signed-off-by: Bastian Koppelmann <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Palmer Dabbelt <address@hidden>


  Commit: 657377730647c2156f1e20087e28129dc32e1242
      
https://github.com/qemu/qemu/commit/657377730647c2156f1e20087e28129dc32e1242
  Author: Bastian Koppelmann <address@hidden>
  Date:   2018-11-13 (Tue, 13 Nov 2018)

  Changed paths:
    M target/riscv/translate.c

  Log Message:
  -----------
  target/riscv: Fix sfence.vm/a both available in any priv version

sfence.vm has been replaced in priv v1.10 spec by sfence.vma.

Reported-by: Richard Henderson <address@hidden>
Signed-off-by: Bastian Koppelmann <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>
Signed-off-by: Palmer Dabbelt <address@hidden>


  Commit: 3502dc824a7b0218abb49f4350e80a49829748cf
      
https://github.com/qemu/qemu/commit/3502dc824a7b0218abb49f4350e80a49829748cf
  Author: Palmer Dabbelt <address@hidden>
  Date:   2018-11-13 (Tue, 13 Nov 2018)

  Changed paths:
    M target/riscv/translate.c

  Log Message:
  -----------
  RISC-V: Respect fences for user-only emulators

Our current fence implementation ignores fences for the user-only
configurations.  This is incorrect but unlikely to manifest: it requires
multi-threaded user-only code that takes advantage of the weakness in
the host's memory model and can be inlined by TCG.

This patch simply treats fences the same way for all our emulators.
I've given it to testing as I don't want to construct a test that would
actually trigger the failure.

Our fence implementation has an additional deficiency where we map all
RISC-V fences to full fences.  Now that we have a formal memory model
for RISC-V we can start to take advantage of the strength bits on our
fence instructions.  This requires a bit more though, so I'm going to
split it out because the implementation is still correct without taking
advantage of these weaker fences.

Thanks to Richard Henderson for pointing out both of the issues.

Signed-off-by: Palmer Dabbelt <address@hidden>
Reviewed-by: Alistair Francis <address@hidden>
Reviewed-by: Richard Henderson <address@hidden>


  Commit: d06491098b303242c6d3b64a25880f1ae68bc746
      
https://github.com/qemu/qemu/commit/d06491098b303242c6d3b64a25880f1ae68bc746
  Author: Peter Maydell <address@hidden>
  Date:   2018-11-19 (Mon, 19 Nov 2018)

  Changed paths:
    M hw/riscv/virt.c
    M target/riscv/translate.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/riscv/tags/riscv-for-master-3.1-rc2' 
into staging

RISC-V Patches for 3.1-rc2

This pull request contains four patches that aren't really related to
each other aside from all being bug fixes that I think should go in for
3.1.0:

* The second half of Alistair's memory leak patch set that I missed last
  week.
* A fix to make fclass.d availiable only on RV64IFD systems (without
  this it's availiable on RV32IFD systems, truncating the result).
* A fix to make sfence.vm availiable only in priv-1.9.1, and sfence.vma
  only availiable in priv-1.10.
* A change to respect fences in user-mode emulators, which were
  previously treated as NOPs.

As usual, this builds and boot Linux for me.  I don't think I have
anything else planned for 3.1.0, but I may be wrong as things are a bit
hectic this week.

# gpg: Signature made Tue 13 Nov 2018 23:48:38 GMT
# gpg:                using RSA key EF4CA1502CCBAB41
# gpg: Good signature from "Palmer Dabbelt <address@hidden>"
# gpg:                 aka "Palmer Dabbelt <address@hidden>"
# gpg: WARNING: This key is not certified with a trusted signature!
# gpg:          There is no indication that the signature belongs to the owner.
# Primary key fingerprint: 00CE 76D1 8349 60DF CE88  6DF8 EF4C A150 2CCB AB41

* remotes/riscv/tags/riscv-for-master-3.1-rc2:
  RISC-V: Respect fences for user-only emulators
  target/riscv: Fix sfence.vm/a both available in any priv version
  target/riscv: Fix FCLASS_D being treated as RV64 only
  hw/riscv/virt: Free the test device tree node name

Signed-off-by: Peter Maydell <address@hidden>


Compare: https://github.com/qemu/qemu/compare/83c496599cc0...d06491098b30
      **NOTE:** This service has been marked for deprecation: 
https://developer.github.com/changes/2018-04-25-github-services-deprecation/

      Functionality will be removed from GitHub.com on January 31st, 2019.

reply via email to

[Prev in Thread] Current Thread [Next in Thread]