[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 64175a: arm_gicv3: Fix ICC_BPR1 reset value w
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] 64175a: arm_gicv3: Fix ICC_BPR1 reset value when EL3 not i... |
Date: |
Wed, 07 Jun 2017 10:23:17 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: 64175afc695c0672876fbbfc31b299c86d562cb4
https://github.com/qemu/qemu/commit/64175afc695c0672876fbbfc31b299c86d562cb4
Author: Peter Maydell <address@hidden>
Date: 2017-06-07 (Wed, 07 Jun 2017)
Changed paths:
M hw/intc/arm_gicv3_cpuif.c
Log Message:
-----------
arm_gicv3: Fix ICC_BPR1 reset value when EL3 not implemented
If EL3 is not implemented (ie only one security state) then the
one and only ICC_BPR1 register behaves like the Non-secure
ICC_BPR1 in an EL3-present configuration. In particular, its
reset value is GIC_MIN_BPR_NS, not GIC_MIN_BPR.
Correct the erroneous reset value; this fixes a problem where
we might hit the assert added in commit a89ff39ee901.
Reported-by: Alex Bennée <address@hidden>
Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Alex Bennée <address@hidden>
Tested-by: Alex Bennée <address@hidden>
Message-id: address@hidden
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] 64175a: arm_gicv3: Fix ICC_BPR1 reset value when EL3 not i...,
GitHub <=