[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] aab9eb: target-cris: Do not dump cpu state wi
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] aab9eb: target-cris: Do not dump cpu state with -d in_asm |
Date: |
Tue, 01 Nov 2016 11:00:06 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: aab9eb2bfd74506abd00b2ae89b181f0cfd3f20d
https://github.com/qemu/qemu/commit/aab9eb2bfd74506abd00b2ae89b181f0cfd3f20d
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M target-cris/translate.c
Log Message:
-----------
target-cris: Do not dump cpu state with -d in_asm
Dumping cpu state is what -d cpu is for.
Reviewed-by: Edgar E. Iglesias <address@hidden>
Reviewed-by: Alex Bennée <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: f01a5e7eac7e4362aebf4e8a307498d618ee05c9
https://github.com/qemu/qemu/commit/f01a5e7eac7e4362aebf4e8a307498d618ee05c9
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M target-microblaze/translate.c
Log Message:
-----------
target-microblaze: Do not dump cpu state with -d in_asm
Dumping cpu state is what -d cpu is for.
Reviewed-by: Edgar E. Iglesias <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 9acbf7d8cad3d3af498e4e907fb1f5ab27a302e9
https://github.com/qemu/qemu/commit/9acbf7d8cad3d3af498e4e907fb1f5ab27a302e9
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M target-openrisc/translate.c
Log Message:
-----------
target-openrisc: Do not dump cpu state with -d in_asm
Dumping cpu state is what -d cpu is for.
Cc: Jia Liu <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 1ee73216f4ccd2f3b6eb818feb165b3cf5a1944c
https://github.com/qemu/qemu/commit/1ee73216f4ccd2f3b6eb818feb165b3cf5a1944c
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M cpu-exec.c
M exec.c
M include/qemu/log.h
M include/sysemu/os-posix.h
M include/sysemu/os-win32.h
M target-alpha/translate.c
M target-arm/translate-a64.c
M target-arm/translate.c
M target-cris/translate.c
M target-i386/translate.c
M target-lm32/translate.c
M target-m68k/translate.c
M target-microblaze/translate.c
M target-mips/translate.c
M target-openrisc/translate.c
M target-ppc/translate.c
M target-s390x/translate.c
M target-sh4/translate.c
M target-sparc/translate.c
M target-tilegx/translate.c
M target-tricore/translate.c
M target-unicore32/translate.c
M target-xtensa/translate.c
M tcg/tcg.c
M translate-all.c
Log Message:
-----------
log: Add locking to large logging blocks
Reuse the existing locking provided by stdio to keep in_asm, cpu,
op, op_opt, op_ind, and out_asm as contiguous blocks.
While it isn't possible to interleave e.g. in_asm or op_opt logs
because of the TB lock protecting all code generation, it is
possible to interleave cpu logs, or to interleave a cpu dump with
an out_asm dump.
For mingw32, we appear to have no viable solution for this. The locking
functions are not properly exported from the system runtime library.
Reviewed-by: Paolo Bonzini <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 5087abfb7dfd1d368ae6939420057036b4d8e509
https://github.com/qemu/qemu/commit/5087abfb7dfd1d368ae6939420057036b4d8e509
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M tcg/tcg-op.c
M tcg/tcg-op.h
Log Message:
-----------
tcg: Add tcg_gen_mulsu2_{i32,i64,tl}
This multiply has one signed input and one unsigned input,
producing the full double-width result.
Signed-off-by: Richard Henderson <address@hidden>
Message-Id: <address@hidden>
Commit: 16ece88dcb63ee3baadbc337834812f32bff152f
https://github.com/qemu/qemu/commit/16ece88dcb63ee3baadbc337834812f32bff152f
Author: Richard Henderson <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M target-microblaze/translate.c
Log Message:
-----------
target-microblaze: Cleanup dec_mul
Use tcg_gen_mul_tl for muli and mul instructions.
Use tcg_gen_muls2_tl for mulh instruction.
Use tcg_gen_mulu2_tl for mulhu instruction.
Use tcg_gen_mulsu2_tl for mulhsu instruction.
Note that this last fixes a bug, in that mulhsu was
previously treating both operands as signed, instead
of treating rb as unsigned.
Tested-by: Edgar E. Iglesias <address@hidden>
Reviewed-by: Edgar E. Iglesias <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Message-Id: <address@hidden>
Commit: 15610d42b9caf0cd38ccce1483630ecff9f9f4c2
https://github.com/qemu/qemu/commit/15610d42b9caf0cd38ccce1483630ecff9f9f4c2
Author: Pranith Kumar <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M MAINTAINERS
Log Message:
-----------
MAINTAINERS: Update PPC status and maintainer
Richard agreed to make odd fixes to PPC tcg parts[1]. This patch makes
the change.
[1] https://lists.gnu.org/archive/html/qemu-ppc/2016-03/msg00657.html
Signed-off-by: Pranith Kumar <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: a40d4701bc9f6e6a3bbfb7b4fbe756a5b72b5df1
https://github.com/qemu/qemu/commit/a40d4701bc9f6e6a3bbfb7b4fbe756a5b72b5df1
Author: Peter Maydell <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M tcg/tcg.h
Log Message:
-----------
tcg/tcg.h: Improve documentation of TCGv_i32 etc types
The typedefs we use for the TCGv_i32, TCGv_i64 and TCGv_ptr
types are somewhat confusing, because we define them as
pointers to structs, but the structs themselves are never
defined. Explain in the comments a bit more clearly why
this is OK and what is going on under the hood.
Signed-off-by: Peter Maydell <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 3ff91d7e85176f8b4b131163d7fd801757a2c949
https://github.com/qemu/qemu/commit/3ff91d7e85176f8b4b131163d7fd801757a2c949
Author: Joseph Myers <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M tcg/tcg-op.c
Log Message:
-----------
tcg: correct 32-bit tcg_gen_ld8s_i64 sign-extension
The version of tcg_gen_ld8s_i64 for 32-bit systems does a load into
the low part of the return value - then attempts a sign extension into
the high part, but wrongly sets the high part to a sign extension of
itself rather than of the low part. This results in TCG internal
errors from the use of the uninitialized high part (in some GCC tests
of AArch64 NEON shift intrinsics, in particular). This patch corrects
the sign-extension logic, making it match other functions such as
tcg_gen_ld16s_i64.
Reviewed-by: Peter Maydell <address@hidden>
Signed-off-by: Joseph Myers <address@hidden>
Message-Id: <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Commit: 4eb28abd52d48657cff6ff45e8dbbbefe4dbb414
https://github.com/qemu/qemu/commit/4eb28abd52d48657cff6ff45e8dbbbefe4dbb414
Author: Peter Maydell <address@hidden>
Date: 2016-11-01 (Tue, 01 Nov 2016)
Changed paths:
M MAINTAINERS
M cpu-exec.c
M exec.c
M include/qemu/log.h
M include/sysemu/os-posix.h
M include/sysemu/os-win32.h
M target-alpha/translate.c
M target-arm/translate-a64.c
M target-arm/translate.c
M target-cris/translate.c
M target-i386/translate.c
M target-lm32/translate.c
M target-m68k/translate.c
M target-microblaze/translate.c
M target-mips/translate.c
M target-openrisc/translate.c
M target-ppc/translate.c
M target-s390x/translate.c
M target-sh4/translate.c
M target-sparc/translate.c
M target-tilegx/translate.c
M target-tricore/translate.c
M target-unicore32/translate.c
M target-xtensa/translate.c
M tcg/tcg-op.c
M tcg/tcg-op.h
M tcg/tcg.c
M tcg/tcg.h
M translate-all.c
Log Message:
-----------
Merge remote-tracking branch 'remotes/rth/tags/pull-tcg-20161101-2' into
staging
tcg queued patches
# gpg: Signature made Tue 01 Nov 2016 16:45:42 GMT
# gpg: using RSA key 0xAD1270CC4DD0279B
# gpg: Good signature from "Richard Henderson <address@hidden>"
# gpg: aka "Richard Henderson <address@hidden>"
# gpg: aka "Richard Henderson <address@hidden>"
# Primary key fingerprint: 9CB1 8DDA F8E8 49AD 2AFC 16A4 AD12 70CC 4DD0 279B
* remotes/rth/tags/pull-tcg-20161101-2:
tcg: correct 32-bit tcg_gen_ld8s_i64 sign-extension
tcg/tcg.h: Improve documentation of TCGv_i32 etc types
MAINTAINERS: Update PPC status and maintainer
target-microblaze: Cleanup dec_mul
tcg: Add tcg_gen_mulsu2_{i32,i64,tl}
log: Add locking to large logging blocks
target-openrisc: Do not dump cpu state with -d in_asm
target-microblaze: Do not dump cpu state with -d in_asm
target-cris: Do not dump cpu state with -d in_asm
Signed-off-by: Peter Maydell <address@hidden>
Compare: https://github.com/qemu/qemu/compare/c46ef897dbb7...4eb28abd52d4
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] aab9eb: target-cris: Do not dump cpu state with -d in_asm,
GitHub <=