[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] ddd442: target-xtensa: add 64-bit floating po
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] ddd442: target-xtensa: add 64-bit floating point registers |
Date: |
Mon, 06 Jul 2015 06:00:03 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: ddd44279fdbc545a9182cb642645af8a4672c267
https://github.com/qemu/qemu/commit/ddd44279fdbc545a9182cb642645af8a4672c267
Author: Max Filippov <address@hidden>
Date: 2015-07-06 (Mon, 06 Jul 2015)
Changed paths:
M target-xtensa/cpu.h
M target-xtensa/gdbstub.c
M target-xtensa/overlay_tool.h
M target-xtensa/translate.c
Log Message:
-----------
target-xtensa: add 64-bit floating point registers
Xtensa ISA got specification for 64-bit floating point registers and
opcodes, see ISA, 4.3.11 "Floating point coprocessor option".
Add 64-bit FP registers.
Although 64-bit floating point is currently not supported by xtensa
translator, these registers need to be reported to gdb with proper size,
otherwise it wouldn't find other registers.
Signed-off-by: Max Filippov <address@hidden>
Commit: 1479073b7e849fa03e5892eea0e0b5dadde1a98a
https://github.com/qemu/qemu/commit/1479073b7e849fa03e5892eea0e0b5dadde1a98a
Author: Max Filippov <address@hidden>
Date: 2015-07-06 (Mon, 06 Jul 2015)
Changed paths:
M target-xtensa/core-dc232b.c
M target-xtensa/core-dc233c.c
M target-xtensa/core-fsf.c
M target-xtensa/cpu.h
M target-xtensa/helper.c
M target-xtensa/import_core.sh
M target-xtensa/overlay_tool.h
Log Message:
-----------
target-xtensa: fix gdb register map construction
Due to different gdb overlay organization between windowed/call0
configurations core import script doesn't always work correctly.
Simplify the script: always copy complete gdb register map from overlay,
count registers at core registerstion time. Update existing cores.
Signed-off-by: Max Filippov <address@hidden>
Commit: 3fa18bc9a55e067ba3012ab1d394f5d5a7e51419
https://github.com/qemu/qemu/commit/3fa18bc9a55e067ba3012ab1d394f5d5a7e51419
Author: Peter Maydell <address@hidden>
Date: 2015-07-06 (Mon, 06 Jul 2015)
Changed paths:
M target-xtensa/core-dc232b.c
M target-xtensa/core-dc233c.c
M target-xtensa/core-fsf.c
M target-xtensa/cpu.h
M target-xtensa/gdbstub.c
M target-xtensa/helper.c
M target-xtensa/import_core.sh
M target-xtensa/overlay_tool.h
M target-xtensa/translate.c
Log Message:
-----------
Merge remote-tracking branch 'remotes/xtensa/tags/20150706-xtensa' into
staging
Xtensa fixes:
- add 64-bit floating point registers;
- fix gdb register map construction.
# gpg: Signature made Mon Jul 6 11:27:45 2015 BST using RSA key ID F83FA044
# gpg: Good signature from "Max Filippov <address@hidden>"
# gpg: aka "Max Filippov <address@hidden>"
* remotes/xtensa/tags/20150706-xtensa:
target-xtensa: fix gdb register map construction
target-xtensa: add 64-bit floating point registers
Signed-off-by: Peter Maydell <address@hidden>
Compare: https://github.com/qemu/qemu/compare/261ccf426a6d...3fa18bc9a55e
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] ddd442: target-xtensa: add 64-bit floating point registers,
GitHub <=