qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] a1cf8b: sun4u: switch second PCI-ebus bridge


From: GitHub
Subject: [Qemu-commits] [qemu/qemu] a1cf8b: sun4u: switch second PCI-ebus bridge BAR over to P...
Date: Mon, 18 Aug 2014 06:00:07 -0700

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: a1cf8be550c65d316ad666c778e21773ce113eb8
      
https://github.com/qemu/qemu/commit/a1cf8be550c65d316ad666c778e21773ce113eb8
  Author: Mark Cave-Ayland <address@hidden>
  Date:   2014-08-17 (Sun, 17 Aug 2014)

  Changed paths:
    M hw/sparc64/sun4u.c

  Log Message:
  -----------
  sun4u: switch second PCI-ebus bridge BAR over to PCI IO space

The ebus is the sun4u equivalent of the old ISA bus which is already mapped at
the beginning of PCI IO space within QEMU. NetBSD attempts to find the physical
addresses of devices connected to the ebus by parsing the BARs of the PCI-ebus
bridge and using the base address found by matching both the address space
type and range for a particular ebus address.

Since the second PCI-ebus bridge BAR is already aliased onto IO space, switch
the BAR over to match and reduce the size to 0x1000 which is enough to cover
all the legacy ioport devices whilst leaving the remaining IO space for other
PCI devices. This allows NetBSD SPARC64 to correctly detect and access devices
on the ebus.

Signed-off-by: Mark Cave-Ayland <address@hidden>


  Commit: b87b0644bc04dd88c38cf2eb2f59756d59808204
      
https://github.com/qemu/qemu/commit/b87b0644bc04dd88c38cf2eb2f59756d59808204
  Author: Mark Cave-Ayland <address@hidden>
  Date:   2014-08-17 (Sun, 17 Aug 2014)

  Changed paths:
    M hw/pci-host/apb.c

  Log Message:
  -----------
  apb: add IOMMU flush register implementation

The IOMMU flush register is a write-only register used to remove entries from 
the
hardware TLB. Allow guest writes to this register as a no-op, and return a value
of 0 for reads.

This fixes IOMMU DMA operations under NetBSD SPARC64.

Signed-off-by: Mark Cave-Ayland <address@hidden>


  Commit: 2a5fade753e66ae68f0131962391cd78b99afa53
      
https://github.com/qemu/qemu/commit/2a5fade753e66ae68f0131962391cd78b99afa53
  Author: Artyom Tarasenko <address@hidden>
  Date:   2014-08-17 (Sun, 17 Aug 2014)

  Changed paths:
    M target-sparc/ldst_helper.c

  Log Message:
  -----------
  target-sparc64: implement Short Floating-Point Store Instructions

Implement Short Floating-Point Store Instructions as described
in the chapter 13.5.2 of UltraSPARC-IIi User's Manual.

Particularly this instructions are used by NetBSD 4.0.1+ /sparc64

Signed-off-by: Artyom Tarasenko <address@hidden>
Signed-off-by: Mark Cave-Ayland <address@hidden>


  Commit: 08ab59770da57648bfb8fc9be37f0ef7fb50b0f9
      
https://github.com/qemu/qemu/commit/08ab59770da57648bfb8fc9be37f0ef7fb50b0f9
  Author: Peter Maydell <address@hidden>
  Date:   2014-08-18 (Mon, 18 Aug 2014)

  Changed paths:
    M hw/pci-host/apb.c
    M hw/sparc64/sun4u.c
    M target-sparc/ldst_helper.c

  Log Message:
  -----------
  Merge remote-tracking branch 'remotes/mcayland/qemu-sparc' into staging

* remotes/mcayland/qemu-sparc:
  target-sparc64: implement Short Floating-Point Store Instructions
  apb: add IOMMU flush register implementation
  sun4u: switch second PCI-ebus bridge BAR over to PCI IO space

Signed-off-by: Peter Maydell <address@hidden>


Compare: https://github.com/qemu/qemu/compare/da398fcc256b...08ab59770da5

reply via email to

[Prev in Thread] Current Thread [Next in Thread]