[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [qemu/qemu] 71b926: tcg: Fix missed pointer size != TCG_T
From: |
GitHub |
Subject: |
[Qemu-commits] [qemu/qemu] 71b926: tcg: Fix missed pointer size != TCG_TARGET_REG_BIT... |
Date: |
Tue, 29 Apr 2014 06:00:06 -0700 |
Branch: refs/heads/master
Home: https://github.com/qemu/qemu
Commit: 71b926992e0e0a0da078873480c6fc1dd65af6fc
https://github.com/qemu/qemu/commit/71b926992e0e0a0da078873480c6fc1dd65af6fc
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M include/exec/def-helper.h
M tcg/tcg-op.h
Log Message:
-----------
tcg: Fix missed pointer size != TCG_TARGET_REG_BITS changes
Signed-off-by: Richard Henderson <address@hidden>
Commit: 4bb7a41ed635960e1551e8b5a1aea9ee4d1758a3
https://github.com/qemu/qemu/commit/4bb7a41ed635960e1551e8b5a1aea9ee4d1758a3
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/README
M tcg/aarch64/tcg-target.h
M tcg/i386/tcg-target.h
M tcg/ia64/tcg-target.h
M tcg/optimize.c
M tcg/ppc64/tcg-target.h
M tcg/s390/tcg-target.h
M tcg/sparc/tcg-target.h
M tcg/tcg-op.h
M tcg/tcg-opc.h
M tcg/tcg.h
M tcg/tci/tcg-target.h
Log Message:
-----------
tcg: Add INDEX_op_trunc_shr_i32
Let the backend do something special for truncation.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 9f44adc5735fa65f0427dcc5206ee7aeda053b25
https://github.com/qemu/qemu/commit/9f44adc5735fa65f0427dcc5206ee7aeda053b25
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Remove most uses of TCG_TARGET_REG_BITS
Replace with SPARC64 define. Soon even sparcv8plus will use
64-bit register as far as TCG is concerned.
Signed-off-by: Richard Henderson <address@hidden>
Commit: a24fba935af42107f24212f8adbe44ec2b9bd09d
https://github.com/qemu/qemu/commit/a24fba935af42107f24212f8adbe44ec2b9bd09d
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
M tcg/sparc/tcg-target.h
Log Message:
-----------
tcg-sparc: Support trunc_shr_i32
Unlike a 64-bit shift op, allows the output to be in %l or %i registers
for sparcv8plus.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 34b1a49cb11adf2a544e5737c1ea87499dd76d6c
https://github.com/qemu/qemu/commit/34b1a49cb11adf2a544e5737c1ea87499dd76d6c
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
M tcg/sparc/tcg-target.h
M tcg/tcg.c
Log Message:
-----------
tcg-sparc: Use 64-bit registers with sparcv8plus
Quite a lot of effort was spent composing and decomposing 64-bit
quantities in registers, when we should just create them and leave
them as one 64-bit register.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 8b66eefe0d3c5eafba498157a2f6169c9828b77b
https://github.com/qemu/qemu/commit/8b66eefe0d3c5eafba498157a2f6169c9828b77b
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Use the RETURN instruction
Saves one insn per TB exit over JMPL+RESTORE.
Signed-off-by: Richard Henderson <address@hidden>
Commit: f4c166619ed433e43bdc77ceeb0fbc2832915725
https://github.com/qemu/qemu/commit/f4c166619ed433e43bdc77ceeb0fbc2832915725
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
M tcg/sparc/tcg-target.h
Log Message:
-----------
tcg-sparc: Implement muls2_i32
Using the 32-bit SMUL is a tad more efficient than
resorting to extending and using the 64-bit MULX.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 425532d71d5d295cc9c649500e4969ac621ce51d
https://github.com/qemu/qemu/commit/425532d71d5d295cc9c649500e4969ac621ce51d
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Tidy check_fit_* tests
Use sextract instead of raw bit shifting for the tests. Introduce
a new check_fit_ptr macro to make it clear we're looking at pointers.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 98b90bab3f1368bfa1e99c3c613ce5073b07ef4f
https://github.com/qemu/qemu/commit/98b90bab3f1368bfa1e99c3c613ce5073b07ef4f
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Don't handle mov/movi in tcg_out_op
Signed-off-by: Richard Henderson <address@hidden>
Commit: b357f902bff6811dda91072ab43d1426f10602b2
https://github.com/qemu/qemu/commit/b357f902bff6811dda91072ab43d1426f10602b2
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Hoist common argument loads in tcg_out_op
Signed-off-by: Richard Henderson <address@hidden>
Commit: 35e2da1556555b1d56816dfcea4306f5c41c6dbe
https://github.com/qemu/qemu/commit/35e2da1556555b1d56816dfcea4306f5c41c6dbe
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Fixup function argument types
Use TCGReg everywhere appropriate. Use int32_t for all arguments
that may be registers or immediate constants. Merge tcg_out_addi
into its only caller.
Signed-off-by: Richard Henderson <address@hidden>
Commit: 035b2398264d4b8838d66a8360ca6091f1a107e9
https://github.com/qemu/qemu/commit/035b2398264d4b8838d66a8360ca6091f1a107e9
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Fix small 32-bit movi
We tested imm13 before discarding garbage high bits.
Signed-off-by: Richard Henderson <address@hidden>
Commit: ebd0c614d77898741c1ec70b5c5ca3f263253da3
https://github.com/qemu/qemu/commit/ebd0c614d77898741c1ec70b5c5ca3f263253da3
Author: Richard Henderson <address@hidden>
Date: 2014-04-28 (Mon, 28 Apr 2014)
Changed paths:
M tcg/sparc/tcg-target.c
Log Message:
-----------
tcg-sparc: Accept stores of zero
Signed-off-by: Richard Henderson <address@hidden>
Commit: b006f8162e11f0395689a684d6e871b047c23481
https://github.com/qemu/qemu/commit/b006f8162e11f0395689a684d6e871b047c23481
Author: Peter Maydell <address@hidden>
Date: 2014-04-29 (Tue, 29 Apr 2014)
Changed paths:
M include/exec/def-helper.h
M tcg/README
M tcg/aarch64/tcg-target.h
M tcg/i386/tcg-target.h
M tcg/ia64/tcg-target.h
M tcg/optimize.c
M tcg/ppc64/tcg-target.h
M tcg/s390/tcg-target.h
M tcg/sparc/tcg-target.c
M tcg/sparc/tcg-target.h
M tcg/tcg-op.h
M tcg/tcg-opc.h
M tcg/tcg.c
M tcg/tcg.h
M tcg/tci/tcg-target.h
Log Message:
-----------
Merge remote-tracking branch 'remotes/rth/tags/tcg-sparc-pull-20140428' into
staging
TCG sparc backend update for 20140428
# gpg: Signature made Mon 28 Apr 2014 19:36:55 BST using RSA key ID 4DD0279B
# gpg: Can't check signature: public key not found
* remotes/rth/tags/tcg-sparc-pull-20140428:
tcg-sparc: Accept stores of zero
tcg-sparc: Fix small 32-bit movi
tcg-sparc: Fixup function argument types
tcg-sparc: Hoist common argument loads in tcg_out_op
tcg-sparc: Don't handle mov/movi in tcg_out_op
tcg-sparc: Tidy check_fit_* tests
tcg-sparc: Implement muls2_i32
tcg-sparc: Use the RETURN instruction
tcg-sparc: Use 64-bit registers with sparcv8plus
tcg-sparc: Support trunc_shr_i32
tcg-sparc: Remove most uses of TCG_TARGET_REG_BITS
tcg: Add INDEX_op_trunc_shr_i32
tcg: Fix missed pointer size != TCG_TARGET_REG_BITS changes
Signed-off-by: Peter Maydell <address@hidden>
Compare: https://github.com/qemu/qemu/compare/e2da502c003b...b006f8162e11
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [qemu/qemu] 71b926: tcg: Fix missed pointer size != TCG_TARGET_REG_BIT...,
GitHub <=