qemu-commits
[Top][All Lists]
Advanced

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Qemu-commits] [qemu/qemu] 419336: m25p80: Support for Quad SPI


From: GitHub
Subject: [Qemu-commits] [qemu/qemu] 419336: m25p80: Support for Quad SPI
Date: Tue, 30 Oct 2012 14:30:10 -0700

  Branch: refs/heads/master
  Home:   https://github.com/qemu/qemu
  Commit: 419336a9f934d6a6c7098648bc833137a5db2015
      
https://github.com/qemu/qemu/commit/419336a9f934d6a6c7098648bc833137a5db2015
  Author: Peter Crosthwaite <address@hidden>
  Date:   2012-10-28 (Sun, 28 Oct 2012)

  Changed paths:
    M hw/m25p80.c

  Log Message:
  -----------
  m25p80: Support for Quad SPI

Added the Quad mode read and write commands. Data remains serialized on a
single wire, i.e. the quad mode instructions just behave the same as single
mode, with the expection of modelling the varying number of dummy/mode bytes
between the address bytes and the first data word.

Signed-off-by: Peter Crosthwaite <address@hidden>


  Commit: f12411440b5d9e96af0720dd47b484c1440f4d62
      
https://github.com/qemu/qemu/commit/f12411440b5d9e96af0720dd47b484c1440f4d62
  Author: Peter Crosthwaite <address@hidden>
  Date:   2012-10-28 (Sun, 28 Oct 2012)

  Changed paths:
    M hw/xilinx_spips.c

  Log Message:
  -----------
  xilinx_spips: Generalised to model QSPI

Extended the xilinx spips controller to model QSPI as well. Paremeterised the
operational difference with the normal spi controller (num_ss_bits, width of the
tx/rx fifo heads etc.). Multiple bus functionality is modelled (needed for QSPI
dual parallel mode. LQSPI is modelled.

Signed-off-by: Peter Crosthwaite <address@hidden>


  Commit: 7b482bcfa9ca1a65d8a5c154f385399e58fc5498
      
https://github.com/qemu/qemu/commit/7b482bcfa9ca1a65d8a5c154f385399e58fc5498
  Author: Peter Crosthwaite <address@hidden>
  Date:   2012-10-28 (Sun, 28 Oct 2012)

  Changed paths:
    M hw/xilinx_zynq.c

  Log Message:
  -----------
  xilinx_zynq: added QSPI controller

Added the QSPI controller to the Zynq. 4 SPI devices are attached to allow
modelling of the different geometries. E.G. Dual parallel and dual stacked
mode can both be tested with this one arrangement.

Signed-off-by: Peter Crosthwaite <address@hidden>


  Commit: 742a40229d991d5a1a67baba59f6b1ee85dd41f0
      
https://github.com/qemu/qemu/commit/742a40229d991d5a1a67baba59f6b1ee85dd41f0
  Author: Blue Swirl <address@hidden>
  Date:   2012-10-30 (Tue, 30 Oct 2012)

  Changed paths:
    M hw/m25p80.c
    M hw/xilinx_spips.c
    M hw/xilinx_zynq.c

  Log Message:
  -----------
  Merge branch 'qspi.2' of git://developer.petalogix.com/public/qemu

* 'qspi.2' of git://developer.petalogix.com/public/qemu:
  xilinx_zynq: added QSPI controller
  xilinx_spips: Generalised to model QSPI
  m25p80: Support for Quad SPI


  Commit: e7d51b3450893dfcef4af4238c48baf2d4b0ed31
      
https://github.com/qemu/qemu/commit/e7d51b3450893dfcef4af4238c48baf2d4b0ed31
  Author: Richard Henderson <address@hidden>
  Date:   2012-10-30 (Tue, 30 Oct 2012)

  Changed paths:
    M target-sparc/translate.c

  Log Message:
  -----------
  target-sparc: Revert setting cpu_dst to gen_dest_gpr

There is some read-after-write error within the OP=2 insns which
prevents setting cpu_dst to the real output register.  Until this
is found and fixed, always write to a temporary first.

Cc: Blue Swirl <address@hidden>
Cc: Aurelien Jarno <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
Tested-by: Aurelien Jarno <address@hidden>
Signed-off-by: Blue Swirl <address@hidden>


  Commit: a1d29d6c1d4002a5c7b19eda61d794f4c22538dd
      
https://github.com/qemu/qemu/commit/a1d29d6c1d4002a5c7b19eda61d794f4c22538dd
  Author: Peter Maydell <address@hidden>
  Date:   2012-10-30 (Tue, 30 Oct 2012)

  Changed paths:
    M configure

  Log Message:
  -----------
  configure: use -Wwombat to test whether gcc recognizes -Wno-wombat

gcc will silently accept unrecognized -Wno-wombat warning suppression
options (it only mentions them if it has to print a compiler warning
for some other reason). Since we already run a check for whether gcc
recognizes the warning options we use, we can easily make this use
the positive sense of the option when checking for support for the
suppression option. This doesn't have any effect except that it avoids
gcc emitting extra messages about unrecognized command line options
when it is printing other warning messages.

Signed-off-by: Peter Maydell <address@hidden>
Reviewed-by: Stefan Weil <address@hidden>
Reviewed-by: Igor Mitsyanko <address@hidden>
Signed-off-by: Blue Swirl <address@hidden>


  Commit: f71d61216ea8eb914ee79459a58dc5343d95ddec
      
https://github.com/qemu/qemu/commit/f71d61216ea8eb914ee79459a58dc5343d95ddec
  Author: Catalin Patulea <address@hidden>
  Date:   2012-10-30 (Tue, 30 Oct 2012)

  Changed paths:
    M tests/tcg/test-mmap.c
    M tests/tcg/testthread.c

  Log Message:
  -----------
  tests/tcg: fix unused result warnings

With i386-linux-user target on x86_64 host, this does not introduce any new test
failures.

Signed-off-by: Catalin Patulea <address@hidden>
Signed-off-by: Blue Swirl <address@hidden>


  Commit: aee0bf7d8d7564f8f2c40e4501695c492b7dd8d1
      
https://github.com/qemu/qemu/commit/aee0bf7d8d7564f8f2c40e4501695c492b7dd8d1
  Author: Michael S. Tsirkin <address@hidden>
  Date:   2012-10-30 (Tue, 30 Oct 2012)

  Changed paths:
    M net/tap-win32.c

  Log Message:
  -----------
  tap-win32: stubs to fix win32 build

Add missing stubs to win32 to fix link failure.

Signed-off-by: Michael S. Tsirkin <address@hidden>
Reported-by: Paolo Bonzini <address@hidden>
Signed-off-by: Blue Swirl <address@hidden>


Compare: https://github.com/qemu/qemu/compare/38c4718392fd...aee0bf7d8d75

reply via email to

[Prev in Thread] Current Thread [Next in Thread]