[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-commits] [COMMIT d42320c] target-mips: remove MAX_OP_PER_INSTR wor
From: |
Anthony Liguori |
Subject: |
[Qemu-commits] [COMMIT d42320c] target-mips: remove MAX_OP_PER_INSTR workaround |
Date: |
Wed, 23 Sep 2009 07:38:46 -0000 |
From: Aurelien Jarno <address@hidden>
Now that MAX_OP_PER_INSTR has been increased to a safer value, removed
the target-mips specific workaround.
Signed-off-by: Aurelien Jarno <address@hidden>
diff --git a/target-mips/translate.c b/target-mips/translate.c
index 72692ef..aabb69c 100644
--- a/target-mips/translate.c
+++ b/target-mips/translate.c
@@ -8298,8 +8298,7 @@ gen_intermediate_code_internal (CPUState *env,
TranslationBlock *tb,
qemu_log("search pc %d\n", search_pc);
pc_start = tb->pc;
- /* Leave some spare opc slots for branch handling. */
- gen_opc_end = gen_opc_buf + OPC_MAX_SIZE - 16;
+ gen_opc_end = gen_opc_buf + OPC_MAX_SIZE;
ctx.pc = pc_start;
ctx.saved_pc = -1;
ctx.singlestep_enabled = env->singlestep_enabled;
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Qemu-commits] [COMMIT d42320c] target-mips: remove MAX_OP_PER_INSTR workaround,
Anthony Liguori <=