[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v3 4/6] hw/adc: Make adci[*] R/W in NPCM7XX ADC
From: |
Hao Wu |
Subject: |
[PATCH v3 4/6] hw/adc: Make adci[*] R/W in NPCM7XX ADC |
Date: |
Mon, 1 Nov 2021 16:23:44 -0700 |
Our sensor test requires both reading and writing from a sensor's
QOM property. So we need to make the input of ADC module R/W instead
of write only for that to work.
Signed-off-by: Hao Wu <wuhaotsh@google.com>
Reviewed-by: Titus Rwantare <titusr@google.com>
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
---
hw/adc/npcm7xx_adc.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/adc/npcm7xx_adc.c b/hw/adc/npcm7xx_adc.c
index 47fb9e5f74..bc6f3f55e6 100644
--- a/hw/adc/npcm7xx_adc.c
+++ b/hw/adc/npcm7xx_adc.c
@@ -242,7 +242,7 @@ static void npcm7xx_adc_init(Object *obj)
for (i = 0; i < NPCM7XX_ADC_NUM_INPUTS; ++i) {
object_property_add_uint32_ptr(obj, "adci[*]",
- &s->adci[i], OBJ_PROP_FLAG_WRITE);
+ &s->adci[i], OBJ_PROP_FLAG_READWRITE);
}
object_property_add_uint32_ptr(obj, "vref",
&s->vref, OBJ_PROP_FLAG_WRITE);
--
2.33.1.1089.g2158813163f-goog
- [PATCH v3 0/6] Misc NPCM7XX patches, Hao Wu, 2021/11/01
- [PATCH v3 1/6] hw/i2c: Clear ACK bit in NPCM7xx SMBus module, Hao Wu, 2021/11/01
- [PATCH v3 2/6] hw/i2c: Read FIFO during RXF_CTL change in NPCM7XX SMBus, Hao Wu, 2021/11/01
- [PATCH v3 3/6] hw/adc: Fix CONV bit in NPCM7XX ADC CON register, Hao Wu, 2021/11/01
- [PATCH v3 5/6] hw/nvram: Update at24c EEPROM init function in NPCM7xx boards, Hao Wu, 2021/11/01
- [PATCH v3 4/6] hw/adc: Make adci[*] R/W in NPCM7XX ADC,
Hao Wu <=
- [PATCH v3 6/6] hw/arm: quanta-gbs-bmc add i2c devices, Hao Wu, 2021/11/01