[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v4 2/8] hw/pxb: Add a bypass iommu property
From: |
Wang Xingang |
Subject: |
[PATCH v4 2/8] hw/pxb: Add a bypass iommu property |
Date: |
Tue, 25 May 2021 03:49:59 +0000 |
From: Xingang Wang <wangxingang5@huawei.com>
This add a bypass_iommu property for pci_expander_bridge.
The property can be used as:
qemu -device pxb-pcie,bus_nr=0x10,addr=0x1,bypass_iommu=true
Signed-off-by: Xingang Wang <wangxingang5@huawei.com>
---
hw/pci-bridge/pci_expander_bridge.c | 3 +++
1 file changed, 3 insertions(+)
diff --git a/hw/pci-bridge/pci_expander_bridge.c
b/hw/pci-bridge/pci_expander_bridge.c
index aedded1064..7112dc3062 100644
--- a/hw/pci-bridge/pci_expander_bridge.c
+++ b/hw/pci-bridge/pci_expander_bridge.c
@@ -57,6 +57,7 @@ struct PXBDev {
uint8_t bus_nr;
uint16_t numa_node;
+ bool bypass_iommu;
};
static PXBDev *convert_to_pxb(PCIDevice *dev)
@@ -255,6 +256,7 @@ static void pxb_dev_realize_common(PCIDevice *dev, bool
pcie, Error **errp)
bus->map_irq = pxb_map_irq_fn;
PCI_HOST_BRIDGE(ds)->bus = bus;
+ PCI_HOST_BRIDGE(ds)->bypass_iommu = pxb->bypass_iommu;
pxb_register_bus(dev, bus, &local_err);
if (local_err) {
@@ -301,6 +303,7 @@ static Property pxb_dev_properties[] = {
/* Note: 0 is not a legal PXB bus number. */
DEFINE_PROP_UINT8("bus_nr", PXBDev, bus_nr, 0),
DEFINE_PROP_UINT16("numa_node", PXBDev, numa_node, NUMA_NODE_UNASSIGNED),
+ DEFINE_PROP_BOOL("bypass_iommu", PXBDev, bypass_iommu, false),
DEFINE_PROP_END_OF_LIST(),
};
--
2.19.1
- [PATCH v4 0/8] IOMMU: Add support for IOMMU Bypass Feature, Wang Xingang, 2021/05/24
- [PATCH v4 2/8] hw/pxb: Add a bypass iommu property,
Wang Xingang <=
- [PATCH v4 3/8] hw/arm/virt: Add a machine option to bypass iommu for primary bus, Wang Xingang, 2021/05/24
- [PATCH v4 1/8] hw/pci/pci_host: Allow bypass iommu for pci host, Wang Xingang, 2021/05/24
- [PATCH v4 5/8] hw/pci: Add pci_bus_range to get bus number range, Wang Xingang, 2021/05/24
- [PATCH v4 4/8] hw/i386: Add a pc machine option to bypass iommu for primary bus, Wang Xingang, 2021/05/24
- [PATCH v4 8/8] hw/i386/acpi-build: Add bypass_iommu check when building IVRS table, Wang Xingang, 2021/05/24
- [PATCH v4 7/8] hw/i386/acpi-build: Add explicit scope in DMAR table, Wang Xingang, 2021/05/24
- [PATCH v4 6/8] hw/arm/virt-acpi-build: Add explicit IORT idmap for smmuv3 node, Wang Xingang, 2021/05/24
- Re: [PATCH v4 0/8] IOMMU: Add support for IOMMU Bypass Feature, Xingang Wang, 2021/05/31