[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 5/9] target/arm: Fix return values in fp_sysreg_checks()
From: |
Peter Maydell |
Subject: |
[PATCH 5/9] target/arm: Fix return values in fp_sysreg_checks() |
Date: |
Thu, 20 May 2021 16:28:36 +0100 |
The fp_sysreg_checks() function is supposed to be returning an
FPSysRegCheckResult, which is an enum with three possible values.
However, three places in the function "return false" (a hangover from
a previous iteration of the design where the function just returned a
bool). Make these return FPSysRegCheckFailed instead (for no
functional change, since both false and FPSysRegCheckFailed are
zero).
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
target/arm/translate-vfp.c | 6 +++---
1 file changed, 3 insertions(+), 3 deletions(-)
diff --git a/target/arm/translate-vfp.c b/target/arm/translate-vfp.c
index ac5832a4ed5..791c4f5f70b 100644
--- a/target/arm/translate-vfp.c
+++ b/target/arm/translate-vfp.c
@@ -691,16 +691,16 @@ static FPSysRegCheckResult fp_sysreg_checks(DisasContext
*s, int regno)
break;
case ARM_VFP_FPSCR_NZCVQC:
if (!arm_dc_feature(s, ARM_FEATURE_V8_1M)) {
- return false;
+ return FPSysRegCheckFailed;
}
break;
case ARM_VFP_FPCXT_S:
case ARM_VFP_FPCXT_NS:
if (!arm_dc_feature(s, ARM_FEATURE_V8_1M)) {
- return false;
+ return FPSysRegCheckFailed;
}
if (!s->v8m_secure) {
- return false;
+ return FPSysRegCheckFailed;
}
break;
default:
--
2.20.1
- [PATCH 0/9] target/arm: MVE preliminaries, Peter Maydell, 2021/05/20
- [PATCH 1/9] target/arm: Add isar feature check functions for MVE, Peter Maydell, 2021/05/20
- [PATCH 2/9] target/arm: Update feature checks for insns which are "MVE or FP", Peter Maydell, 2021/05/20
- [PATCH 3/9] target/arm: Move fpsp/fpdp isar check into callers of do_vfp_2op_sp/dp, Peter Maydell, 2021/05/20
- [PATCH 4/9] target/arm: Add MVE check to VMOV_reg_sp and VMOV_reg_dp, Peter Maydell, 2021/05/20
- [PATCH 5/9] target/arm: Fix return values in fp_sysreg_checks(),
Peter Maydell <=
- [PATCH 7/9] target/arm: Make FPSCR.LTPSIZE writable for MVE, Peter Maydell, 2021/05/20
- [PATCH 8/9] target/arm: Enable FPSCR.QC bit for MVE, Peter Maydell, 2021/05/20
- [PATCH 6/9] target/arm: Implement M-profile VPR register, Peter Maydell, 2021/05/20
- [PATCH 9/9] target/arm: Allow board models to specify initial NS VTOR, Peter Maydell, 2021/05/20