[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 5/7] hw/arm: ast2600: Correct the iBT interrupt ID
From: |
Cédric Le Goater |
Subject: |
[PULL 5/7] hw/arm: ast2600: Correct the iBT interrupt ID |
Date: |
Tue, 9 Mar 2021 14:16:39 +0100 |
From: Andrew Jeffery <andrew@aj.id.au>
The AST2600 allocates distinct GIC IRQs for the LPC subdevices such as
the iBT device. Previously on the AST2400 and AST2500 the LPC subdevices
shared a single LPC IRQ.
Signed-off-by: Andrew Jeffery <andrew@aj.id.au>
Reviewed-by: Philippe Mathieu-Daudé <f4bug@amsat.org>
Reviewed-by: Cédric Le Goater <clg@kaod.org>
Message-Id: <20210302014317.915120-4-andrew@aj.id.au>
Signed-off-by: Cédric Le Goater <clg@kaod.org>
---
hw/arm/aspeed_ast2600.c | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/hw/arm/aspeed_ast2600.c b/hw/arm/aspeed_ast2600.c
index 1dc56ce4781c..7635d4bae9d0 100644
--- a/hw/arm/aspeed_ast2600.c
+++ b/hw/arm/aspeed_ast2600.c
@@ -98,7 +98,7 @@ static const int aspeed_soc_ast2600_irqmap[] = {
[ASPEED_DEV_WDT] = 24,
[ASPEED_DEV_PWM] = 44,
[ASPEED_DEV_LPC] = 35,
- [ASPEED_DEV_IBT] = 35, /* LPC */
+ [ASPEED_DEV_IBT] = 143,
[ASPEED_DEV_I2C] = 110, /* 110 -> 125 */
[ASPEED_DEV_ETH1] = 2,
[ASPEED_DEV_ETH2] = 3,
--
2.26.2
- [PULL 0/7] aspeed queue, Cédric Le Goater, 2021/03/09
- [PULL 1/7] arm/ast2600: Fix SMP booting with -kernel, Cédric Le Goater, 2021/03/09
- [PULL 3/7] hw/arm: ast2600: Force a multiple of 32 of IRQs for the GIC, Cédric Le Goater, 2021/03/09
- [PULL 6/7] hw/misc: Add a basic Aspeed LPC controller model, Cédric Le Goater, 2021/03/09
- [PULL 7/7] hw/misc: Model KCS devices in the Aspeed LPC controller, Cédric Le Goater, 2021/03/09
- [PULL 2/7] hw/arm/aspeed: Fix location of firmware images in documentation, Cédric Le Goater, 2021/03/09
- [PULL 5/7] hw/arm: ast2600: Correct the iBT interrupt ID,
Cédric Le Goater <=
- [PULL 4/7] hw/arm: ast2600: Set AST2600_MAX_IRQ to value from datasheet, Cédric Le Goater, 2021/03/09
- Re: [PULL 0/7] aspeed queue, Peter Maydell, 2021/03/11