[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [PATCH v7 0/5] hw/arm: zynqmp: Implement a CSU DMA model and connect
From: |
Peter Maydell |
Subject: |
Re: [PATCH v7 0/5] hw/arm: zynqmp: Implement a CSU DMA model and connect it with GQSPI |
Date: |
Mon, 8 Mar 2021 17:15:43 +0000 |
On Wed, 3 Mar 2021 at 13:53, Bin Meng <bmeng.cn@gmail.com> wrote:
>
> From: Bin Meng <bin.meng@windriver.com>
>
> ZynqMP QSPI supports SPI transfer using DMA mode, but currently this
> is unimplemented. When QSPI is programmed to use DMA mode, QEMU will
> crash. This is observed when testing VxWorks 7.
>
> We added a Xilinx CSU DMA model and the implementation is based on
> https://github.com/Xilinx/qemu/blob/master/hw/dma/csu_stream_dma.c
> and the one in Edgar's branch.
>
> The DST part of the model is verified along with ZynqMP GQSPI model.
Applied to target-arm.next, thanks.
-- PMM
- [PATCH v7 0/5] hw/arm: zynqmp: Implement a CSU DMA model and connect it with GQSPI, Bin Meng, 2021/03/03
- [PATCH v7 1/5] hw/dma: Implement a Xilinx CSU DMA model, Bin Meng, 2021/03/03
- [PATCH v7 2/5] hw/arm: xlnx-zynqmp: Clean up coding convention issues, Bin Meng, 2021/03/03
- [PATCH v7 3/5] hw/arm: xlnx-zynqmp: Connect a Xilinx CSU DMA module for QSPI, Bin Meng, 2021/03/03
- [PATCH v7 4/5] hw/ssi: xilinx_spips: Clean up coding convention issues, Bin Meng, 2021/03/03
- [PATCH v7 5/5] hw/ssi: xilinx_spips: Remove DMA related dead codes from zynqmp_spips, Bin Meng, 2021/03/03
- Re: [PATCH v7 0/5] hw/arm: zynqmp: Implement a CSU DMA model and connect it with GQSPI,
Peter Maydell <=