[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v2 4/9] hw/arm/smmu: Simplify the IOTLB key format
From: |
Eric Auger |
Subject: |
[PATCH v2 4/9] hw/arm/smmu: Simplify the IOTLB key format |
Date: |
Thu, 2 Jul 2020 17:26:54 +0200 |
Instead of using a Jenkins hash function to generate
the key let's just use a 64 bit unsigned integer that
contains the asid and the 40 upper bits of the iova.
A maximum of 52-bit IOVA is supported. This change in the
key format also prepares for the addition of new fields
in subsequent patches (granule and level).
Signed-off-by: Eric Auger <eric.auger@redhat.com>
---
v1 -> v2:
- split the inital patch into 2 patches and keep SMMUIOTLBKey type
---
hw/arm/smmu-internal.h | 5 ++++-
include/hw/arm/smmu-common.h | 5 +----
hw/arm/smmu-common.c | 23 +++--------------------
3 files changed, 8 insertions(+), 25 deletions(-)
diff --git a/hw/arm/smmu-internal.h b/hw/arm/smmu-internal.h
index 3104f768cd..2ecb6f1dc6 100644
--- a/hw/arm/smmu-internal.h
+++ b/hw/arm/smmu-internal.h
@@ -96,5 +96,8 @@ uint64_t iova_level_offset(uint64_t iova, int inputsize,
MAKE_64BIT_MASK(0, gsz - 3);
}
-#define SMMU_IOTLB_ASID(key) ((key).asid)
+#define SMMU_IOTLB_ASID_SHIFT 40
+
+#define SMMU_IOTLB_ASID(key) (((key) >> SMMU_IOTLB_ASID_SHIFT) & 0xFFFF)
+#define SMMU_IOTLB_IOVA(key) (((key) & MAKE_64BIT_MASK(0, 40)) << 12)
#endif
diff --git a/include/hw/arm/smmu-common.h b/include/hw/arm/smmu-common.h
index 5f9f3535d2..455d7855b2 100644
--- a/include/hw/arm/smmu-common.h
+++ b/include/hw/arm/smmu-common.h
@@ -88,10 +88,7 @@ typedef struct SMMUPciBus {
SMMUDevice *pbdev[]; /* Parent array is sparse, so dynamically alloc */
} SMMUPciBus;
-typedef struct SMMUIOTLBKey {
- uint64_t iova;
- uint16_t asid;
-} SMMUIOTLBKey;
+ typedef uint64_t SMMUIOTLBKey;
typedef struct SMMUState {
/* <private> */
diff --git a/hw/arm/smmu-common.c b/hw/arm/smmu-common.c
index 7dc8541e8b..5e85e30bdf 100644
--- a/hw/arm/smmu-common.c
+++ b/hw/arm/smmu-common.c
@@ -34,34 +34,17 @@
static guint smmu_iotlb_key_hash(gconstpointer v)
{
- SMMUIOTLBKey *key = (SMMUIOTLBKey *)v;
- uint32_t a, b, c;
-
- /* Jenkins hash */
- a = b = c = JHASH_INITVAL + sizeof(*key);
- a += key->asid;
- b += extract64(key->iova, 0, 32);
- c += extract64(key->iova, 32, 32);
-
- __jhash_mix(a, b, c);
- __jhash_final(a, b, c);
-
- return c;
+ return (guint)*(const uint64_t *)v;
}
static gboolean smmu_iotlb_key_equal(gconstpointer v1, gconstpointer v2)
{
- const SMMUIOTLBKey *k1 = v1;
- const SMMUIOTLBKey *k2 = v2;
-
- return (k1->asid == k2->asid) && (k1->iova == k2->iova);
+ return *((const uint64_t *)v1) == *((const uint64_t *)v2);
}
SMMUIOTLBKey smmu_get_iotlb_key(uint16_t asid, uint64_t iova)
{
- SMMUIOTLBKey key = {.asid = asid, .iova = iova};
-
- return key;
+ return iova >> 12 | (uint64_t)(asid) << SMMU_IOTLB_ASID_SHIFT;
}
IOMMUTLBEntry *smmu_iotlb_lookup(SMMUState *bs, SMMUTransCfg *cfg,
--
2.21.3
- [PATCH v2 0/9] SMMUv3.2 Range-based TLB Invalidation Support, Eric Auger, 2020/07/02
- [PATCH v2 2/9] hw/arm/smmu-common: Add IOTLB helpers, Eric Auger, 2020/07/02
- [PATCH v2 1/9] hw/arm/smmu-common: Factorize some code in smmu_ptw_64(), Eric Auger, 2020/07/02
- [PATCH v2 3/9] hw/arm/smmu: Introduce smmu_get_iotlb_key(), Eric Auger, 2020/07/02
- [PATCH v2 4/9] hw/arm/smmu: Simplify the IOTLB key format,
Eric Auger <=
- [PATCH v2 5/9] hw/arm/smmu: Introduce SMMUTLBEntry for PTW and IOTLB value, Eric Auger, 2020/07/02
- [PATCH v2 6/9] hw/arm/smmu-common: Manage IOTLB block entries, Eric Auger, 2020/07/02
- [PATCH v2 7/9] hw/arm/smmuv3: Introduce smmuv3_s1_range_inval() helper, Eric Auger, 2020/07/02
- [PATCH v2 8/9] hw/arm/smmuv3: Get prepared for range invalidation, Eric Auger, 2020/07/02
- [PATCH v2 9/9] hw/arm/smmuv3: Advertise SMMUv3.2 range invalidation, Eric Auger, 2020/07/02