|
From: | Richard Henderson |
Subject: | Re: [Qemu-arm] [Qemu-devel] [PATCH 04/10] target/arm: Implement HCR.DC |
Date: | Sun, 14 Oct 2018 09:26:15 -0700 |
User-agent: | Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.0 |
On 10/12/18 7:42 AM, Peter Maydell wrote: > The HCR.DC virtualization configuration register bit has the > following effects: > * SCTLR.M behaves as if it is 0 for all purposes except > direct reads of the bit > * HCR.VM behaves as if it is 1 for all purposes except > direct reads of the bit > * the memory type produced by the first stage of the EL1&EL0 > translation regime is Normal Non-Shareable, > Inner Write-Back Read-Allocate Write-Allocate, > Outer Write-Back Read-Allocate Write-Allocate. > > Implement this behaviour. > > Signed-off-by: Peter Maydell <address@hidden> > --- Reviewed-by: Richard Henderson <address@hidden> r~
[Prev in Thread] | Current Thread | [Next in Thread] |