[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v3b 07/18] target/arm: Implement SVE copy to vector (p
From: |
Richard Henderson |
Subject: |
[Qemu-arm] [PATCH v3b 07/18] target/arm: Implement SVE copy to vector (predicated) |
Date: |
Wed, 30 May 2018 11:01:09 -0700 |
Signed-off-by: Richard Henderson <address@hidden>
---
target/arm/translate-sve.c | 19 +++++++++++++++++++
target/arm/sve.decode | 6 ++++++
2 files changed, 25 insertions(+)
diff --git a/target/arm/translate-sve.c b/target/arm/translate-sve.c
index edcef277f8..a6f85de358 100644
--- a/target/arm/translate-sve.c
+++ b/target/arm/translate-sve.c
@@ -2614,6 +2614,25 @@ static bool trans_LASTB_r(DisasContext *s, arg_rpr_esz
*a, uint32_t insn)
return do_last_general(s, a, true);
}
+static bool trans_CPY_m_r(DisasContext *s, arg_rpr_esz *a, uint32_t insn)
+{
+ if (sve_access_check(s)) {
+ do_cpy_m(s, a->esz, a->rd, a->rd, a->pg, cpu_reg_sp(s, a->rn));
+ }
+ return true;
+}
+
+static bool trans_CPY_m_v(DisasContext *s, arg_rpr_esz *a, uint32_t insn)
+{
+ if (sve_access_check(s)) {
+ int ofs = vec_reg_offset(s, a->rn, 0, a->esz);
+ TCGv_i64 t = load_esz(cpu_env, ofs, a->esz);
+ do_cpy_m(s, a->esz, a->rd, a->rd, a->pg, t);
+ tcg_temp_free_i64(t);
+ }
+ return true;
+}
+
/*
*** SVE Memory - 32-bit Gather and Unsized Contiguous Group
*/
diff --git a/target/arm/sve.decode b/target/arm/sve.decode
index 1226867f69..519139f684 100644
--- a/target/arm/sve.decode
+++ b/target/arm/sve.decode
@@ -450,6 +450,12 @@ LASTB_v 00000101 .. 10001 1 100 ... ..... .....
@rd_pg_rn
LASTA_r 00000101 .. 10000 0 101 ... ..... ..... @rd_pg_rn
LASTB_r 00000101 .. 10000 1 101 ... ..... ..... @rd_pg_rn
+# SVE copy element from SIMD&FP scalar register
+CPY_m_v 00000101 .. 100000 100 ... ..... ..... @rd_pg_rn
+
+# SVE copy element from general register to vector (predicated)
+CPY_m_r 00000101 .. 101000 101 ... ..... ..... @rd_pg_rn
+
### SVE Predicate Logical Operations Group
# SVE predicate logical operations
--
2.17.0
- [Qemu-arm] [PATCH v3b 00/18] target/arm: SVE instructions, part 2, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 01/18] target/arm: Extend vec_reg_offset to larger sizes, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 02/18] target/arm: Implement SVE Permute - Unpredicated Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 04/18] target/arm: Implement SVE Permute - Interleaving Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 05/18] target/arm: Implement SVE compress active elements, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 03/18] target/arm: Implement SVE Permute - Predicates Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 07/18] target/arm: Implement SVE copy to vector (predicated),
Richard Henderson <=
- [Qemu-arm] [PATCH v3b 08/18] target/arm: Implement SVE reverse within elements, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 06/18] target/arm: Implement SVE conditionally broadcast/extract element, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 10/18] target/arm: Implement SVE Select Vectors Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 09/18] target/arm: Implement SVE vector splice (predicated), Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 11/18] target/arm: Implement SVE Integer Compare - Vectors Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 15/18] target/arm: Implement SVE Integer Compare - Scalars Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 12/18] target/arm: Implement SVE Integer Compare - Immediate Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 16/18] target/arm: Implement FDUP/DUP, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 14/18] target/arm: Implement SVE Predicate Count Group, Richard Henderson, 2018/05/30
- [Qemu-arm] [PATCH v3b 17/18] target/arm: Implement SVE Integer Wide Immediate - Unpredicated Group, Richard Henderson, 2018/05/30