[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
Re: [Qemu-arm] [PATCH v3 01/10] tcg-runtime: add lookup_tb_ptr helper
From: |
Emilio G. Cota |
Subject: |
Re: [Qemu-arm] [PATCH v3 01/10] tcg-runtime: add lookup_tb_ptr helper |
Date: |
Wed, 26 Apr 2017 19:25:10 -0400 |
User-agent: |
Mutt/1.5.24 (2015-08-30) |
On Wed, Apr 26, 2017 at 19:11:32 -0400, Emilio G. Cota wrote:
> On Wed, Apr 26, 2017 at 18:45:31 -0400, Emilio G. Cota wrote:
> > On Thu, Apr 27, 2017 at 00:29:49 +0200, Richard Henderson wrote:
> > > On 04/26/2017 11:56 PM, Emilio G. Cota wrote:
> > > >On Wed, Apr 26, 2017 at 10:40:45 +0200, Richard Henderson wrote:
> > > >>On 04/26/2017 08:23 AM, Emilio G. Cota wrote:
> > > >(snip)
> > > >>>+ cpu_get_tb_cpu_state(env, &pc, &cs_base, &flags);
> > > >>>+ tb =
> > > >>>atomic_rcu_read(&cpu->tb_jmp_cache[tb_jmp_cache_hash_func(addr)]);
> > > >>>+ if (likely(tb && tb->pc == addr && tb->cs_base == cs_base &&
> > > >>>+ tb->flags == flags)) {
> > > >>
> > > >>This comparison is wrong. It will incorrectly reject a TB for i386
> > > >>guest
> > > >>when CS_BASE != 0. You really want
> > > >>
> > > >> tb =
> > > >> atomic_rcu_read(&cpu->tb_jmp_cache[tb_jmp_cache_hash_func(addr)]);
> > > >> if (tb) {
> > > >> cpu_get_tb_cpu_state(env, &pc, &cs_base, &flags);
> > > >> if (tb->pc == pc && tb->cs_base == cs_base && tb->flags == flags) {
> > > >> return tb->tc_ptr;
> > > >> }
> > > >> }
> > > >> return tcg_ctx.code_gen_epilogue;
> > > >
> > > >wrt the comparison, the only change I notice in your suggested change is
> > > > tb->pc == pc
> > > >
> > > >instead of
> > > > tb->pc == addr
> > > >
> > > >, which seems innocuous to me (since tb->pc == addr).
> > > >
> > > >I fail to see how this relates to your "CS_BASE != 0" comment.
> > > >What am I missing?
> > >
> > > Recall how you computed vaddr for target/i386:
> > >
> > > addr = pc + cs_base
> >
> > I see, thanks!
>
> Hmm TB's are added to tb_jmp_cache by pc, not by pc + cs_base:
>
> atomic_set(&cpu->tb_jmp_cache[tb_jmp_cache_hash_func(pc)], tb);
>
> Shouldn't we then pass just the pc (without adding cs_base) to
> lookup_ptr, then? i.e.
>
> --- a/target/i386/translate.c
> +++ b/target/i386/translate.c
> @@ -2533,11 +2533,7 @@ gen_eob_worker(DisasContext *s, bool inhibit, bool
> recheck_tf, TCGv jr)
> } else if (s->tf) {
> gen_helper_single_step(cpu_env);
> } else if (!TCGV_IS_UNUSED(jr)) {
> - TCGv vaddr = tcg_temp_new();
> -
> - tcg_gen_add_tl(vaddr, jr, cpu_seg_base[R_CS]);
> - tcg_gen_lookup_and_goto_ptr(vaddr);
> - tcg_temp_free(vaddr);
> + tcg_gen_lookup_and_goto_ptr(jr);
> } else {
> tcg_gen_exit_tb(0);
> }
>
> And while at it, rename the "addr" argument in lookup_ptr to "pc". Hmm?
Answering to myself again..
target/i386/cpu.c:
static inline void cpu_get_tb_cpu_state(CPUX86State *env, target_ulong *pc,
target_ulong *cs_base, uint32_t *flags)
{
*cs_base = env->segs[R_CS].base;
*pc = *cs_base + env->eip;
*flags = env->hflags |
(env->eflags & (IOPL_MASK | TF_MASK | RF_MASK | VM_MASK | AC_MASK));
}
cpu-exec.c:
/* We add the TB in the virtual pc hash table for the fast lookup */
atomic_set(&cpu->tb_jmp_cache[tb_jmp_cache_hash_func(pc)], tb);
So in lookup_and_goto_ptr, checking tb->pc == pc or tb->pc == addr,
where addr was passed from 'jr + cpu_seg_base[R_CS]', are both correct.
FWIW, I just checked with an assertion in full-system mode.
E.
Re: [Qemu-arm] [PATCH v3 01/10] tcg-runtime: add lookup_tb_ptr helper, Alex Bennée, 2017/04/26
[Qemu-arm] [PATCH v3 07/10] target/i386: introduce gen_jr helper to generate lookup_and_goto_ptr, Emilio G. Cota, 2017/04/26
[Qemu-arm] [PATCH v3 08/10] target/i386: optimize cross-page direct jumps in softmmu, Emilio G. Cota, 2017/04/26
[Qemu-arm] [PATCH v3 06/10] target/arm: optimize indirect branches, Emilio G. Cota, 2017/04/26