[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH for-2.6 0/4] various regdef fixes for EL2/EL3 regs
From: |
Peter Maydell |
Subject: |
[Qemu-arm] [PATCH for-2.6 0/4] various regdef fixes for EL2/EL3 regs |
Date: |
Thu, 31 Mar 2016 15:49:34 +0100 |
This patchset fixes a number of minor bugs in regdefs for some EL2
and EL3 registers. The most interesting one here is the first --
we weren't resetting SCTLR_EL3 correctly for 64-bit CPUs. The
rest are things I discovered by code inspection looking at other
registers:
* we weren't migrating ESR_EL2 and ESR_EL3
* we weren't migrating the (RES0) high 32 bits of VTCR_EL2
* unneeded TLB flush on TCR_EL2 writes
I think these should go into 2.6 since they're bug fixes.
thanks
-- PMM
Peter Maydell (4):
target-arm: Correctly reset SCTLR_EL3 for 64-bit CPUs
target-arm: Remove incorrect ALIAS tags from ESR_EL2 and ESR_EL3
target-arm: Make the 64-bit version of VTCR do the migration
target-arm: Avoid unnecessary TLB flush on TCR_EL2 writes
target-arm/helper.c | 37 ++++++++++++++++++++++---------------
1 file changed, 22 insertions(+), 15 deletions(-)
--
1.9.1
- [Qemu-arm] [PATCH for-2.6 0/4] various regdef fixes for EL2/EL3 regs,
Peter Maydell <=