[Top][All Lists]

[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: modelgen & veriloga

From: al davis
Subject: Re: modelgen & veriloga
Date: Thu, 27 Feb 2020 00:38:55 -0500

On Tue, 25 Feb 2020 15:01:04 +0100
Vincent Pinon <address@hidden> wrote:
> So we would go for a "subcircuit" architecture, not trying to plug 
> directly into matrix? I understand it is more generic & flexible, is it 
> as efficient?

more efficient for complex models that can benefit from the flexibility,
less efficient for simple models that can't.

My intent has always been to allow both.  In verilog, "module" implies
subcircuit representation, "macromodule" implies flat representation.

reply via email to

[Prev in Thread] Current Thread [Next in Thread]