options trace
verilog

module test(1,2);
resistor #(.r(5)) r(1,2)
endmodule

test t1(1 2);
delete test

list
end