[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[dotgnu-pnet-commits] libjit ./ChangeLog jit/jit-rules-x86.sel
From: |
Aleksey Demakov |
Subject: |
[dotgnu-pnet-commits] libjit ./ChangeLog jit/jit-rules-x86.sel |
Date: |
Wed, 21 Dec 2005 21:13:46 +0000 |
CVSROOT: /sources/dotgnu-pnet
Module name: libjit
Branch:
Changes by: Aleksey Demakov <address@hidden> 05/12/21 21:13:46
Modified files:
. : ChangeLog
jit : jit-rules-x86.sel
Log message:
implemented JIT_OP_MEMSET for x86
CVSWeb URLs:
http://cvs.savannah.gnu.org/viewcvs/dotgnu-pnet/libjit/ChangeLog.diff?tr1=1.181&tr2=1.182&r1=text&r2=text
http://cvs.savannah.gnu.org/viewcvs/dotgnu-pnet/libjit/jit/jit-rules-x86.sel.diff?tr1=1.34&tr2=1.35&r1=text&r2=text
Patches:
Index: libjit/ChangeLog
diff -u libjit/ChangeLog:1.181 libjit/ChangeLog:1.182
--- libjit/ChangeLog:1.181 Mon Dec 19 20:36:40 2005
+++ libjit/ChangeLog Wed Dec 21 21:13:46 2005
@@ -1,3 +1,8 @@
+2005-12-22 Aleksey Demakov <address@hidden>
+
+ * jit/jit-rules-x86.sel: implement JIT_OP_MEMSET rule optimized
+ for small constant size blocks.
+
2005-12-20 Aleksey Demakov <address@hidden>
* jit/jit-gen-x86.h (x86_fld_memindex, x86_fld80_memindex)
Index: libjit/jit/jit-rules-x86.sel
diff -u libjit/jit/jit-rules-x86.sel:1.34 libjit/jit/jit-rules-x86.sel:1.35
--- libjit/jit/jit-rules-x86.sel:1.34 Mon Dec 19 20:36:40 2005
+++ libjit/jit/jit-rules-x86.sel Wed Dec 21 21:13:46 2005
@@ -3043,8 +3043,180 @@
JIT_OP_MEMSET: manual
[] -> {
- /* TODO */
- TODO();
+ unsigned char *inst;
+ int reg, reg2, reg3;
+ int regi, save_reg3;
+ int disp;
+
+ if(insn->value2->is_constant && insn->value2->address <= 0)
+ {
+ }
+ else if(insn->value2->is_constant && insn->value2->address <=
32)
+ {
+ save_reg3 = 0;
+
+ reg = _jit_regs_load_value
+ (gen, insn->dest, 0,
+ (insn->flags & (JIT_INSN_DEST_NEXT_USE |
JIT_INSN_DEST_LIVE)));
+
+ if(insn->value1->is_constant)
+ {
+ inst = gen->posn.ptr;
+ if(!jit_cache_check_for_n(&(gen->posn), 256))
+ {
+ jit_cache_mark_full(&(gen->posn));
+ return;
+ }
+ reg = _jit_reg_info[reg].cpu_reg;
+ }
+ else
+ {
+ reg2 = _jit_regs_load_value
+ (gen, insn->value1,
insn->value2->address >= 4,
+ (insn->flags &
(JIT_INSN_VALUE1_NEXT_USE | JIT_INSN_VALUE1_LIVE)));
+
+ if(insn->value2->address >= 2 ||
!X86_IS_BYTE_REG(reg2))
+ {
+ reg3 = -1;
+ for(regi = 0; regi < 4; regi++)
+ {
+ if(regi != reg && regi != reg2)
+ {
+
if(gen->contents[regi].num_values == 0 &&
+
gen->contents[regi].used_for_temp == 0)
+ {
+ reg3 = regi;
+ break;
+ }
+ if(reg3 == -1)
+ {
+ reg3 = regi;
+ }
+ }
+ }
+ if(gen->contents[reg3].num_values > 0 ||
+ gen->contents[reg3].used_for_temp)
+ {
+ save_reg3 = 1;
+ }
+ }
+
+ inst = gen->posn.ptr;
+ if(!jit_cache_check_for_n(&(gen->posn), 256))
+ {
+ jit_cache_mark_full(&(gen->posn));
+ return;
+ }
+
+ reg = _jit_reg_info[reg].cpu_reg;
+ reg2 = _jit_reg_info[reg2].cpu_reg;
+
+ if(insn->value2->address >= 2 ||
!X86_IS_BYTE_REG(reg2))
+ {
+ reg3 = _jit_reg_info[reg3].cpu_reg;
+
+ if(save_reg3)
+ {
+ x86_push_reg(inst, reg3);
+ }
+
+ x86_mov_reg_reg(inst, reg3, reg2, 4);
+ if(insn->value2->address >= 2)
+ {
+ x86_shift_reg_imm(inst,
X86_SHL, reg3, 8);
+ x86_alu_reg_reg(inst, X86_OR,
reg3, reg2);
+ if(insn->value2->address >= 4)
+ {
+ x86_mov_reg_reg(inst,
reg2, reg3, 4);
+ x86_shift_reg_imm(inst,
X86_SHL, reg3, 16);
+ x86_alu_reg_reg(inst,
X86_OR, reg3, reg2);
+ }
+ }
+ }
+ }
+
+ disp = 0;
+ while(insn->value2->address >= (disp + 4))
+ {
+ if(insn->value1->is_constant)
+ {
+ x86_mov_membase_imm
+ (inst, reg, disp,
+ insn->value1->address *
0x01010101, 4);
+ }
+ else
+ {
+ x86_mov_membase_reg(inst, reg, disp,
reg3, 4);
+ }
+ disp += 4;
+ }
+ if(insn->value2->address >= (disp + 2))
+ {
+ if(insn->value1->is_constant)
+ {
+ x86_mov_membase_imm
+ (inst, reg, disp,
+ insn->value1->address *
0x0101, 2);
+ }
+ else
+ {
+ x86_mov_membase_reg(inst, reg, disp,
reg3, 2);
+ }
+ disp += 2;
+ }
+ if(insn->value2->address > disp)
+ {
+ if(insn->value1->is_constant)
+ {
+ x86_mov_membase_imm
+ (inst, reg, disp,
+ insn->value1->address, 1);
+ }
+ else if(insn->value2->address >= 2 ||
!X86_IS_BYTE_REG(reg2))
+ {
+ x86_mov_membase_reg(inst, reg, disp,
reg3, 1);
+ }
+ else
+ {
+ x86_mov_membase_reg(inst, reg, disp,
reg2, 1);
+ }
+ }
+
+ if(save_reg3)
+ {
+ x86_pop_reg(inst, reg3);
+ }
+
+ gen->posn.ptr = inst;
+ }
+ else
+ {
+ reg = _jit_regs_load_value
+ (gen, insn->dest, 0,
+ (insn->flags & (JIT_INSN_DEST_NEXT_USE |
JIT_INSN_DEST_LIVE)));
+ reg2 = _jit_regs_load_value
+ (gen, insn->value1, 0,
+ (insn->flags & (JIT_INSN_VALUE1_NEXT_USE |
JIT_INSN_VALUE1_LIVE)));
+ reg3 = _jit_regs_load_value
+ (gen, insn->value2, 0,
+ (insn->flags & (JIT_INSN_VALUE2_NEXT_USE |
JIT_INSN_VALUE2_LIVE)));
+ _jit_regs_spill_all(gen);
+
+ inst = gen->posn.ptr;
+ if(!jit_cache_check_for_n(&(gen->posn), 32))
+ {
+ jit_cache_mark_full(&(gen->posn));
+ return;
+ }
+
+ x86_push_reg(inst, _jit_reg_info[reg3].cpu_reg);
+ x86_push_reg(inst, _jit_reg_info[reg2].cpu_reg);
+ x86_push_reg(inst, _jit_reg_info[reg].cpu_reg);
+ x86_call_code(inst, jit_memset);
+ x86_alu_reg_imm(inst, X86_ADD, X86_ESP, 3 * sizeof(void
*));
+
+ gen->posn.ptr = inst;
+ }
}
/*
- [dotgnu-pnet-commits] libjit ./ChangeLog jit/jit-rules-x86.sel,
Aleksey Demakov <=