[Top][All Lists]
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Commit-gnuradio] r8895 - usrp2/trunk/fpga/top/u2_rev2
From: |
matt |
Subject: |
[Commit-gnuradio] r8895 - usrp2/trunk/fpga/top/u2_rev2 |
Date: |
Tue, 15 Jul 2008 17:45:32 -0600 (MDT) |
Author: matt
Date: 2008-07-15 17:45:32 -0600 (Tue, 15 Jul 2008)
New Revision: 8895
Modified:
usrp2/trunk/fpga/top/u2_rev2/Makefile
Log:
point to cores in the right place, plus the new core for the ethernet mac fix
just checked in
Modified: usrp2/trunk/fpga/top/u2_rev2/Makefile
===================================================================
--- usrp2/trunk/fpga/top/u2_rev2/Makefile 2008-07-15 23:44:44 UTC (rev
8894)
+++ usrp2/trunk/fpga/top/u2_rev2/Makefile 2008-07-15 23:45:32 UTC (rev
8895)
@@ -88,6 +88,8 @@
control_lib/simple_uart_rx.v \
coregen/fifo_xlnx_2Kx36_2clk.v \
coregen/fifo_xlnx_2Kx36_2clk.xco \
+coregen/fifo_xlnx_512x36_2clk.v \
+coregen/fifo_xlnx_512x36_2clk.xco \
eth/mac_rxfifo_int.v \
eth/mac_txfifo_int.v \
eth/rtl/verilog/Clk_ctrl.v \
@@ -188,7 +190,8 @@
"Use Synchronous Set" Auto
export TRANSLATE_PROPERTIES := \
-"Macro Search Path" "$(SOURCE_ROOT)coregen/"
+"Macro Search Path" "$(shell pwd)/../../coregen/"
+#"Macro Search Path" "$(SOURCE_ROOT)coregen/"
QUICK_MAP_PROPERTIES := \
"Allow Logic Optimization Across Hierarchy" TRUE \
[Prev in Thread] |
Current Thread |
[Next in Thread] |
- [Commit-gnuradio] r8895 - usrp2/trunk/fpga/top/u2_rev2,
matt <=