[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH 1/2] target/riscv: Tentatively remove Zhinx* from ISA extension s
From: |
Tsukasa OI |
Subject: |
[PATCH 1/2] target/riscv: Tentatively remove Zhinx* from ISA extension string |
Date: |
Sun, 24 Apr 2022 14:22:35 +0900 |
This commit disables ISA string conversion for Zhinx and Zhinxmin
extensions for now. Because extension category ordering of "H" is not
ratified, their ordering is likely invalid.
Once "H"-extension ordering is determined, we can add Zhinx* again.
Signed-off-by: Tsukasa OI <research_trasio@irq.a4lg.com>
---
target/riscv/cpu.c | 2 --
1 file changed, 2 deletions(-)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index 0c774056c5..c765f7ff00 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -954,8 +954,6 @@ static void riscv_isa_string_ext(RISCVCPU *cpu, char
**isa_str, int max_str_len)
ISA_EDATA_ENTRY(zfh, ext_zfh),
ISA_EDATA_ENTRY(zfhmin, ext_zfhmin),
ISA_EDATA_ENTRY(zfinx, ext_zfinx),
- ISA_EDATA_ENTRY(zhinx, ext_zhinx),
- ISA_EDATA_ENTRY(zhinxmin, ext_zhinxmin),
ISA_EDATA_ENTRY(zdinx, ext_zdinx),
ISA_EDATA_ENTRY(zba, ext_zba),
ISA_EDATA_ENTRY(zbb, ext_zbb),
--
2.32.0