[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-riscv] [PATCH v1 5/6] target/riscv: Deprecate the generic no MMU C
|
From: |
Alistair Francis |
|
Subject: |
[Qemu-riscv] [PATCH v1 5/6] target/riscv: Deprecate the generic no MMU CPUs |
|
Date: |
Sat, 20 Apr 2019 02:24:18 +0000 |
These can now be specified via the command line so we no longer need
these.
Signed-off-by: Alistair Francis <address@hidden>
---
qemu-deprecated.texi | 6 ++++++
1 file changed, 6 insertions(+)
diff --git a/qemu-deprecated.texi b/qemu-deprecated.texi
index 92ce909e50..d01fdf9907 100644
--- a/qemu-deprecated.texi
+++ b/qemu-deprecated.texi
@@ -137,6 +137,12 @@ four CPUs are: ``rv32gcsu-v1.9.1``, ``rv32gcsu-v1.10.0``,
``rv64gcsu-v1.9.1`` an
``rv64gcsu-v1.10.0``. Instead the version can be specified via the CPU
``priv_spec``
option when using the ``rv32`` or ``rv64`` CPUs.
address@hidden RISC-V ISA CPUs (since 4.1)
+
+The RISC-V no MMU cpus have been depcreated. The two CPUs: ``rv32imacu-nommu``
and
+``rv64imacu-nommu`` should no longer be used. Instead the MMU status can be
specified
+via the CPU ``mmu`` option when using the ``rv32`` or ``rv64`` CPUs.
+
@section System emulator devices
@subsection bluetooth (since 3.1)
--
2.21.0
- [Qemu-riscv] [PATCH v1 0/6] RISC-V: Add properties to the CPUs, Alistair Francis, 2019/04/19
- [Qemu-riscv] [PATCH v1 4/6] target/riscv: Add a base 32 and 64 bit CPU, Alistair Francis, 2019/04/19
- [Qemu-riscv] [PATCH v1 5/6] target/riscv: Deprecate the generic no MMU CPUs,
Alistair Francis <=
- [Qemu-riscv] [PATCH v1 3/6] target/riscv: Create settable CPU properties, Alistair Francis, 2019/04/19
- [Qemu-riscv] [PATCH v1 2/6] riscv: virt: Allow specifying a CPU via commandline, Alistair Francis, 2019/04/19
- [Qemu-riscv] [PATCH v1 1/6] linux-user/riscv: Add the CPU type as a comment, Alistair Francis, 2019/04/19
- [Qemu-riscv] [PATCH v1 6/6] riscv: spike: Add a generic spike machine, Alistair Francis, 2019/04/19