[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PULL 1/7] target/rx: Put tb_flags into DisasContext
From: |
Richard Henderson |
Subject: |
[PULL 1/7] target/rx: Put tb_flags into DisasContext |
Date: |
Thu, 21 Apr 2022 10:31:08 -0700 |
Copy tb->flags into ctx->tb_flags; we'll want to modify
this value throughout the tb in future.
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Yoshinori Sato <ysato@users.sourceforge.jp>
Message-Id: <20220417165130.695085-2-richard.henderson@linaro.org>
---
target/rx/translate.c | 4 +++-
1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/target/rx/translate.c b/target/rx/translate.c
index c8a8991a63..c9db16553b 100644
--- a/target/rx/translate.c
+++ b/target/rx/translate.c
@@ -32,6 +32,7 @@ typedef struct DisasContext {
DisasContextBase base;
CPURXState *env;
uint32_t pc;
+ uint32_t tb_flags;
} DisasContext;
typedef struct DisasCompare {
@@ -231,7 +232,7 @@ static inline TCGv rx_load_source(DisasContext *ctx, TCGv
mem,
/* Processor mode check */
static int is_privileged(DisasContext *ctx, int is_exception)
{
- if (FIELD_EX32(ctx->base.tb->flags, PSW, PM)) {
+ if (FIELD_EX32(ctx->tb_flags, PSW, PM)) {
if (is_exception) {
gen_helper_raise_privilege_violation(cpu_env);
}
@@ -2292,6 +2293,7 @@ static void rx_tr_init_disas_context(DisasContextBase
*dcbase, CPUState *cs)
CPURXState *env = cs->env_ptr;
DisasContext *ctx = container_of(dcbase, DisasContext, base);
ctx->env = env;
+ ctx->tb_flags = ctx->base.tb->flags;
}
static void rx_tr_tb_start(DisasContextBase *dcbase, CPUState *cs)
--
2.34.1
- [PULL 0/7] target/rx patch queue, Richard Henderson, 2022/04/21
- [PULL 1/7] target/rx: Put tb_flags into DisasContext,
Richard Henderson <=
- [PULL 3/7] target/rx: Move DISAS_UPDATE check for write to PSW, Richard Henderson, 2022/04/21
- [PULL 4/7] target/rx: Swap stack pointers on clrpsw/setpsw instruction, Richard Henderson, 2022/04/21
- [PULL 2/7] target/rx: Store PSW.U in tb->flags, Richard Henderson, 2022/04/21
- [PULL 5/7] hw/rx: rx-gdbsim DTB load address aligned of 16byte., Richard Henderson, 2022/04/21
- [PULL 6/7] target/rx: set PSW.I when executing wait instruction, Richard Henderson, 2022/04/21
- [PULL 7/7] target/rx: update PC correctly in wait instruction, Richard Henderson, 2022/04/21
- Re: [PULL 0/7] target/rx patch queue, Richard Henderson, 2022/04/21