|
From: | Fredrik Noring |
Subject: | Re: [Qemu-devel] [PATCH] target/mips: Support Toshiba specific three-operand MADD and MADDU |
Date: | Mon, 29 Oct 2018 15:51:06 +0100 |
User-agent: | Mutt/1.10.1 (2018-07-13) |
Hi Aleksandar, > Without TARGET_MIPS64, we can't say we emulate R5900 - we are emulating > some other CPU that never existed. > > Convince me that I am wrong. R5900 O32 is usable. The R5900 toolchain is not yet ready for N32. Regarding your proposal to rename TX79_MMI to MMI: what other ISAs do you have in mind and do they also have 128-bit GPRs? Fredrik
[Prev in Thread] | Current Thread | [Next in Thread] |