[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v2 07/26] target/arm: Assert no manual change to CACHE
From: |
Richard Henderson |
Subject: |
[Qemu-arm] [PATCH v2 07/26] target/arm: Assert no manual change to CACHED_PSTATE_BITS |
Date: |
Sun, 10 Feb 2019 17:08:10 -0800 |
These bits are stored elsewhere; changing env->pstate has no effect.
Suggested-by: Peter Maydell <address@hidden>
Signed-off-by: Richard Henderson <address@hidden>
---
target/arm/translate.h | 4 ++++
1 file changed, 4 insertions(+)
diff --git a/target/arm/translate.h b/target/arm/translate.h
index a24757d3d7..296d1ac72c 100644
--- a/target/arm/translate.h
+++ b/target/arm/translate.h
@@ -209,6 +209,8 @@ static inline void set_pstate_bits(uint32_t bits)
{
TCGv_i32 p = tcg_temp_new_i32();
+ tcg_debug_assert(!(bits & CACHED_PSTATE_BITS));
+
tcg_gen_ld_i32(p, cpu_env, offsetof(CPUARMState, pstate));
tcg_gen_ori_i32(p, p, bits);
tcg_gen_st_i32(p, cpu_env, offsetof(CPUARMState, pstate));
@@ -220,6 +222,8 @@ static inline void clear_pstate_bits(uint32_t bits)
{
TCGv_i32 p = tcg_temp_new_i32();
+ tcg_debug_assert(!(bits & CACHED_PSTATE_BITS));
+
tcg_gen_ld_i32(p, cpu_env, offsetof(CPUARMState, pstate));
tcg_gen_andi_i32(p, p, ~bits);
tcg_gen_st_i32(p, cpu_env, offsetof(CPUARMState, pstate));
--
2.17.2
- [Qemu-arm] [PATCH v2 10/26] target/arm: Implement the IRG instruction, (continued)
- [Qemu-arm] [PATCH v2 10/26] target/arm: Implement the IRG instruction, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 04/26] target/arm: Add MTE_ACTIVE to tb_flags, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 08/26] target/arm: Fill in helper_mte_check, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 16/26] target/arm: Implement the STGP instruction, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 15/26] target/arm: Implement LDG, STG, ST2G instructions, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 18/26] target/arm: Implement data cache set allocation tags, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 21/26] target/arm: Cache the Tagged bit for a page in MemTxAttrs, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 05/26] target/arm: Extract TCMA with ARMVAParameters, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 19/26] target/arm: Set PSTATE.TCO on exception entry, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 06/26] target/arm: Add MTE system registers, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 07/26] target/arm: Assert no manual change to CACHED_PSTATE_BITS,
Richard Henderson <=
- [Qemu-arm] [PATCH v2 22/26] target/arm: Create tagged ram when MTE is enabled, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 11/26] target/arm: Implement ADDG, SUBG instructions, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 13/26] target/arm: Implement the SUBP instruction, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 25/26] target/arm: Enable MTE, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 23/26] target/arm: Add allocation tag storage for user mode, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 26/26] tests/tcg/aarch64: Add mte smoke tests, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 12/26] target/arm: Implement the GMI instruction, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 24/26] target/arm: Add allocation tag storage for system mode, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 20/26] tcg: Introduce target-specific page data for user-only, Richard Henderson, 2019/02/10
- [Qemu-arm] [PATCH v2 14/26] target/arm: Define arm_cpu_do_unaligned_access for CONFIG_USER_ONLY, Richard Henderson, 2019/02/10