[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[Qemu-arm] [PATCH v2 1/7] target/arm: Remove ARM_CP_64BIT from ZCR_EL re
From: |
Richard Henderson |
Subject: |
[Qemu-arm] [PATCH v2 1/7] target/arm: Remove ARM_CP_64BIT from ZCR_EL registers |
Date: |
Sun, 11 Feb 2018 12:58:42 -0800 |
Because they are ARM_CP_STATE_AA64, ARM_CP_64BIT is implied.
Signed-off-by: Richard Henderson <address@hidden>
---
target/arm/helper.c | 8 ++++----
1 file changed, 4 insertions(+), 4 deletions(-)
diff --git a/target/arm/helper.c b/target/arm/helper.c
index 180ab75458..4b102ec356 100644
--- a/target/arm/helper.c
+++ b/target/arm/helper.c
@@ -4357,7 +4357,7 @@ static void zcr_write(CPUARMState *env, const
ARMCPRegInfo *ri,
static const ARMCPRegInfo zcr_el1_reginfo = {
.name = "ZCR_EL1", .state = ARM_CP_STATE_AA64,
.opc0 = 3, .opc1 = 0, .crn = 1, .crm = 2, .opc2 = 0,
- .access = PL1_RW, .accessfn = zcr_access, .type = ARM_CP_64BIT,
+ .access = PL1_RW, .accessfn = zcr_access,
.fieldoffset = offsetof(CPUARMState, vfp.zcr_el[1]),
.writefn = zcr_write, .raw_writefn = raw_write
};
@@ -4365,7 +4365,7 @@ static const ARMCPRegInfo zcr_el1_reginfo = {
static const ARMCPRegInfo zcr_el2_reginfo = {
.name = "ZCR_EL2", .state = ARM_CP_STATE_AA64,
.opc0 = 3, .opc1 = 4, .crn = 1, .crm = 2, .opc2 = 0,
- .access = PL2_RW, .accessfn = zcr_access, .type = ARM_CP_64BIT,
+ .access = PL2_RW, .accessfn = zcr_access,
.fieldoffset = offsetof(CPUARMState, vfp.zcr_el[2]),
.writefn = zcr_write, .raw_writefn = raw_write
};
@@ -4373,14 +4373,14 @@ static const ARMCPRegInfo zcr_el2_reginfo = {
static const ARMCPRegInfo zcr_no_el2_reginfo = {
.name = "ZCR_EL2", .state = ARM_CP_STATE_AA64,
.opc0 = 3, .opc1 = 4, .crn = 1, .crm = 2, .opc2 = 0,
- .access = PL2_RW, .type = ARM_CP_64BIT,
+ .access = PL2_RW,
.readfn = arm_cp_read_zero, .writefn = arm_cp_write_ignore
};
static const ARMCPRegInfo zcr_el3_reginfo = {
.name = "ZCR_EL3", .state = ARM_CP_STATE_AA64,
.opc0 = 3, .opc1 = 6, .crn = 1, .crm = 2, .opc2 = 0,
- .access = PL3_RW, .accessfn = zcr_access, .type = ARM_CP_64BIT,
+ .access = PL3_RW, .accessfn = zcr_access,
.fieldoffset = offsetof(CPUARMState, vfp.zcr_el[3]),
.writefn = zcr_write, .raw_writefn = raw_write
};
--
2.14.3
- [Qemu-arm] [PATCH v2 0/7] target/arm: More SVE prep work, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 1/7] target/arm: Remove ARM_CP_64BIT from ZCR_EL registers,
Richard Henderson <=
- [Qemu-arm] [PATCH v2 2/7] target/arm: Enforce FP access to FPCR/FPSR, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 3/7] target/arm: Suppress TB end for FPCR/FPSR, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 4/7] target/arm: Enforce access to ZCR_EL at translation, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 5/7] target/arm: Handle SVE registers when using clear_vec_high, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 7/7] linux-user: Implement aarch64 PR_SVE_SET/GET_VL, Richard Henderson, 2018/02/11
- [Qemu-arm] [PATCH v2 6/7] linux-user: Support SVE in aarch64 signal frames, Richard Henderson, 2018/02/11
- Re: [Qemu-arm] [PATCH v2 0/7] target/arm: More SVE prep work, Peter Maydell, 2018/02/15